i915_debugfs.c 33 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164
  1. /*
  2. * Copyright © 2008 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  21. * IN THE SOFTWARE.
  22. *
  23. * Authors:
  24. * Eric Anholt <eric@anholt.net>
  25. * Keith Packard <keithp@keithp.com>
  26. *
  27. */
  28. #include <linux/seq_file.h>
  29. #include <linux/debugfs.h>
  30. #include <linux/slab.h>
  31. #include "drmP.h"
  32. #include "drm.h"
  33. #include "intel_drv.h"
  34. #include "intel_ringbuffer.h"
  35. #include "i915_drm.h"
  36. #include "i915_drv.h"
  37. #define DRM_I915_RING_DEBUG 1
  38. #if defined(CONFIG_DEBUG_FS)
  39. enum {
  40. ACTIVE_LIST,
  41. FLUSHING_LIST,
  42. INACTIVE_LIST,
  43. PINNED_LIST,
  44. DEFERRED_FREE_LIST,
  45. };
  46. static const char *yesno(int v)
  47. {
  48. return v ? "yes" : "no";
  49. }
  50. static int i915_capabilities(struct seq_file *m, void *data)
  51. {
  52. struct drm_info_node *node = (struct drm_info_node *) m->private;
  53. struct drm_device *dev = node->minor->dev;
  54. const struct intel_device_info *info = INTEL_INFO(dev);
  55. seq_printf(m, "gen: %d\n", info->gen);
  56. #define B(x) seq_printf(m, #x ": %s\n", yesno(info->x))
  57. B(is_mobile);
  58. B(is_i85x);
  59. B(is_i915g);
  60. B(is_i945gm);
  61. B(is_g33);
  62. B(need_gfx_hws);
  63. B(is_g4x);
  64. B(is_pineview);
  65. B(is_broadwater);
  66. B(is_crestline);
  67. B(has_fbc);
  68. B(has_rc6);
  69. B(has_pipe_cxsr);
  70. B(has_hotplug);
  71. B(cursor_needs_physical);
  72. B(has_overlay);
  73. B(overlay_needs_physical);
  74. B(supports_tv);
  75. B(has_bsd_ring);
  76. B(has_blt_ring);
  77. #undef B
  78. return 0;
  79. }
  80. static const char *get_pin_flag(struct drm_i915_gem_object *obj)
  81. {
  82. if (obj->user_pin_count > 0)
  83. return "P";
  84. else if (obj->pin_count > 0)
  85. return "p";
  86. else
  87. return " ";
  88. }
  89. static const char *get_tiling_flag(struct drm_i915_gem_object *obj)
  90. {
  91. switch (obj->tiling_mode) {
  92. default:
  93. case I915_TILING_NONE: return " ";
  94. case I915_TILING_X: return "X";
  95. case I915_TILING_Y: return "Y";
  96. }
  97. }
  98. static void
  99. describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj)
  100. {
  101. seq_printf(m, "%p: %s%s %8zd %08x %08x %d%s%s",
  102. &obj->base,
  103. get_pin_flag(obj),
  104. get_tiling_flag(obj),
  105. obj->base.size,
  106. obj->base.read_domains,
  107. obj->base.write_domain,
  108. obj->last_rendering_seqno,
  109. obj->dirty ? " dirty" : "",
  110. obj->madv == I915_MADV_DONTNEED ? " purgeable" : "");
  111. if (obj->base.name)
  112. seq_printf(m, " (name: %d)", obj->base.name);
  113. if (obj->fence_reg != I915_FENCE_REG_NONE)
  114. seq_printf(m, " (fence: %d)", obj->fence_reg);
  115. if (obj->gtt_space != NULL)
  116. seq_printf(m, " (gtt offset: %08x, size: %08x)",
  117. obj->gtt_offset, (unsigned int)obj->gtt_space->size);
  118. if (obj->pin_mappable || obj->fault_mappable)
  119. seq_printf(m, " (mappable)");
  120. if (obj->ring != NULL)
  121. seq_printf(m, " (%s)", obj->ring->name);
  122. }
  123. static int i915_gem_object_list_info(struct seq_file *m, void *data)
  124. {
  125. struct drm_info_node *node = (struct drm_info_node *) m->private;
  126. uintptr_t list = (uintptr_t) node->info_ent->data;
  127. struct list_head *head;
  128. struct drm_device *dev = node->minor->dev;
  129. drm_i915_private_t *dev_priv = dev->dev_private;
  130. struct drm_i915_gem_object *obj;
  131. size_t total_obj_size, total_gtt_size;
  132. int count, ret;
  133. ret = mutex_lock_interruptible(&dev->struct_mutex);
  134. if (ret)
  135. return ret;
  136. switch (list) {
  137. case ACTIVE_LIST:
  138. seq_printf(m, "Active:\n");
  139. head = &dev_priv->mm.active_list;
  140. break;
  141. case INACTIVE_LIST:
  142. seq_printf(m, "Inactive:\n");
  143. head = &dev_priv->mm.inactive_list;
  144. break;
  145. case PINNED_LIST:
  146. seq_printf(m, "Pinned:\n");
  147. head = &dev_priv->mm.pinned_list;
  148. break;
  149. case FLUSHING_LIST:
  150. seq_printf(m, "Flushing:\n");
  151. head = &dev_priv->mm.flushing_list;
  152. break;
  153. case DEFERRED_FREE_LIST:
  154. seq_printf(m, "Deferred free:\n");
  155. head = &dev_priv->mm.deferred_free_list;
  156. break;
  157. default:
  158. mutex_unlock(&dev->struct_mutex);
  159. return -EINVAL;
  160. }
  161. total_obj_size = total_gtt_size = count = 0;
  162. list_for_each_entry(obj, head, mm_list) {
  163. seq_printf(m, " ");
  164. describe_obj(m, obj);
  165. seq_printf(m, "\n");
  166. total_obj_size += obj->base.size;
  167. total_gtt_size += obj->gtt_space->size;
  168. count++;
  169. }
  170. mutex_unlock(&dev->struct_mutex);
  171. seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
  172. count, total_obj_size, total_gtt_size);
  173. return 0;
  174. }
  175. static int i915_gem_object_info(struct seq_file *m, void* data)
  176. {
  177. struct drm_info_node *node = (struct drm_info_node *) m->private;
  178. struct drm_device *dev = node->minor->dev;
  179. struct drm_i915_private *dev_priv = dev->dev_private;
  180. int ret;
  181. ret = mutex_lock_interruptible(&dev->struct_mutex);
  182. if (ret)
  183. return ret;
  184. seq_printf(m, "%u objects\n", dev_priv->mm.object_count);
  185. seq_printf(m, "%zu object bytes\n", dev_priv->mm.object_memory);
  186. seq_printf(m, "%u pinned\n", dev_priv->mm.pin_count);
  187. seq_printf(m, "%zu pin bytes\n", dev_priv->mm.pin_memory);
  188. seq_printf(m, "%u mappable objects in gtt\n", dev_priv->mm.gtt_mappable_count);
  189. seq_printf(m, "%zu mappable gtt bytes\n", dev_priv->mm.gtt_mappable_memory);
  190. seq_printf(m, "%zu mappable gtt used bytes\n", dev_priv->mm.mappable_gtt_used);
  191. seq_printf(m, "%zu mappable gtt total\n", dev_priv->mm.mappable_gtt_total);
  192. seq_printf(m, "%u objects in gtt\n", dev_priv->mm.gtt_count);
  193. seq_printf(m, "%zu gtt bytes\n", dev_priv->mm.gtt_memory);
  194. seq_printf(m, "%zu gtt total\n", dev_priv->mm.gtt_total);
  195. mutex_unlock(&dev->struct_mutex);
  196. return 0;
  197. }
  198. static int i915_gem_pageflip_info(struct seq_file *m, void *data)
  199. {
  200. struct drm_info_node *node = (struct drm_info_node *) m->private;
  201. struct drm_device *dev = node->minor->dev;
  202. unsigned long flags;
  203. struct intel_crtc *crtc;
  204. list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
  205. const char *pipe = crtc->pipe ? "B" : "A";
  206. const char *plane = crtc->plane ? "B" : "A";
  207. struct intel_unpin_work *work;
  208. spin_lock_irqsave(&dev->event_lock, flags);
  209. work = crtc->unpin_work;
  210. if (work == NULL) {
  211. seq_printf(m, "No flip due on pipe %s (plane %s)\n",
  212. pipe, plane);
  213. } else {
  214. if (!work->pending) {
  215. seq_printf(m, "Flip queued on pipe %s (plane %s)\n",
  216. pipe, plane);
  217. } else {
  218. seq_printf(m, "Flip pending (waiting for vsync) on pipe %s (plane %s)\n",
  219. pipe, plane);
  220. }
  221. if (work->enable_stall_check)
  222. seq_printf(m, "Stall check enabled, ");
  223. else
  224. seq_printf(m, "Stall check waiting for page flip ioctl, ");
  225. seq_printf(m, "%d prepares\n", work->pending);
  226. if (work->old_fb_obj) {
  227. struct drm_i915_gem_object *obj = work->old_fb_obj;
  228. if (obj)
  229. seq_printf(m, "Old framebuffer gtt_offset 0x%08x\n", obj->gtt_offset);
  230. }
  231. if (work->pending_flip_obj) {
  232. struct drm_i915_gem_object *obj = work->pending_flip_obj;
  233. if (obj)
  234. seq_printf(m, "New framebuffer gtt_offset 0x%08x\n", obj->gtt_offset);
  235. }
  236. }
  237. spin_unlock_irqrestore(&dev->event_lock, flags);
  238. }
  239. return 0;
  240. }
  241. static int i915_gem_request_info(struct seq_file *m, void *data)
  242. {
  243. struct drm_info_node *node = (struct drm_info_node *) m->private;
  244. struct drm_device *dev = node->minor->dev;
  245. drm_i915_private_t *dev_priv = dev->dev_private;
  246. struct drm_i915_gem_request *gem_request;
  247. int ret, count;
  248. ret = mutex_lock_interruptible(&dev->struct_mutex);
  249. if (ret)
  250. return ret;
  251. count = 0;
  252. if (!list_empty(&dev_priv->render_ring.request_list)) {
  253. seq_printf(m, "Render requests:\n");
  254. list_for_each_entry(gem_request,
  255. &dev_priv->render_ring.request_list,
  256. list) {
  257. seq_printf(m, " %d @ %d\n",
  258. gem_request->seqno,
  259. (int) (jiffies - gem_request->emitted_jiffies));
  260. }
  261. count++;
  262. }
  263. if (!list_empty(&dev_priv->bsd_ring.request_list)) {
  264. seq_printf(m, "BSD requests:\n");
  265. list_for_each_entry(gem_request,
  266. &dev_priv->bsd_ring.request_list,
  267. list) {
  268. seq_printf(m, " %d @ %d\n",
  269. gem_request->seqno,
  270. (int) (jiffies - gem_request->emitted_jiffies));
  271. }
  272. count++;
  273. }
  274. if (!list_empty(&dev_priv->blt_ring.request_list)) {
  275. seq_printf(m, "BLT requests:\n");
  276. list_for_each_entry(gem_request,
  277. &dev_priv->blt_ring.request_list,
  278. list) {
  279. seq_printf(m, " %d @ %d\n",
  280. gem_request->seqno,
  281. (int) (jiffies - gem_request->emitted_jiffies));
  282. }
  283. count++;
  284. }
  285. mutex_unlock(&dev->struct_mutex);
  286. if (count == 0)
  287. seq_printf(m, "No requests\n");
  288. return 0;
  289. }
  290. static void i915_ring_seqno_info(struct seq_file *m,
  291. struct intel_ring_buffer *ring)
  292. {
  293. if (ring->get_seqno) {
  294. seq_printf(m, "Current sequence (%s): %d\n",
  295. ring->name, ring->get_seqno(ring));
  296. seq_printf(m, "Waiter sequence (%s): %d\n",
  297. ring->name, ring->waiting_seqno);
  298. seq_printf(m, "IRQ sequence (%s): %d\n",
  299. ring->name, ring->irq_seqno);
  300. }
  301. }
  302. static int i915_gem_seqno_info(struct seq_file *m, void *data)
  303. {
  304. struct drm_info_node *node = (struct drm_info_node *) m->private;
  305. struct drm_device *dev = node->minor->dev;
  306. drm_i915_private_t *dev_priv = dev->dev_private;
  307. int ret;
  308. ret = mutex_lock_interruptible(&dev->struct_mutex);
  309. if (ret)
  310. return ret;
  311. i915_ring_seqno_info(m, &dev_priv->render_ring);
  312. i915_ring_seqno_info(m, &dev_priv->bsd_ring);
  313. i915_ring_seqno_info(m, &dev_priv->blt_ring);
  314. mutex_unlock(&dev->struct_mutex);
  315. return 0;
  316. }
  317. static int i915_interrupt_info(struct seq_file *m, void *data)
  318. {
  319. struct drm_info_node *node = (struct drm_info_node *) m->private;
  320. struct drm_device *dev = node->minor->dev;
  321. drm_i915_private_t *dev_priv = dev->dev_private;
  322. int ret;
  323. ret = mutex_lock_interruptible(&dev->struct_mutex);
  324. if (ret)
  325. return ret;
  326. if (!HAS_PCH_SPLIT(dev)) {
  327. seq_printf(m, "Interrupt enable: %08x\n",
  328. I915_READ(IER));
  329. seq_printf(m, "Interrupt identity: %08x\n",
  330. I915_READ(IIR));
  331. seq_printf(m, "Interrupt mask: %08x\n",
  332. I915_READ(IMR));
  333. seq_printf(m, "Pipe A stat: %08x\n",
  334. I915_READ(PIPEASTAT));
  335. seq_printf(m, "Pipe B stat: %08x\n",
  336. I915_READ(PIPEBSTAT));
  337. } else {
  338. seq_printf(m, "North Display Interrupt enable: %08x\n",
  339. I915_READ(DEIER));
  340. seq_printf(m, "North Display Interrupt identity: %08x\n",
  341. I915_READ(DEIIR));
  342. seq_printf(m, "North Display Interrupt mask: %08x\n",
  343. I915_READ(DEIMR));
  344. seq_printf(m, "South Display Interrupt enable: %08x\n",
  345. I915_READ(SDEIER));
  346. seq_printf(m, "South Display Interrupt identity: %08x\n",
  347. I915_READ(SDEIIR));
  348. seq_printf(m, "South Display Interrupt mask: %08x\n",
  349. I915_READ(SDEIMR));
  350. seq_printf(m, "Graphics Interrupt enable: %08x\n",
  351. I915_READ(GTIER));
  352. seq_printf(m, "Graphics Interrupt identity: %08x\n",
  353. I915_READ(GTIIR));
  354. seq_printf(m, "Graphics Interrupt mask: %08x\n",
  355. I915_READ(GTIMR));
  356. }
  357. seq_printf(m, "Interrupts received: %d\n",
  358. atomic_read(&dev_priv->irq_received));
  359. i915_ring_seqno_info(m, &dev_priv->render_ring);
  360. i915_ring_seqno_info(m, &dev_priv->bsd_ring);
  361. i915_ring_seqno_info(m, &dev_priv->blt_ring);
  362. mutex_unlock(&dev->struct_mutex);
  363. return 0;
  364. }
  365. static int i915_gem_fence_regs_info(struct seq_file *m, void *data)
  366. {
  367. struct drm_info_node *node = (struct drm_info_node *) m->private;
  368. struct drm_device *dev = node->minor->dev;
  369. drm_i915_private_t *dev_priv = dev->dev_private;
  370. int i, ret;
  371. ret = mutex_lock_interruptible(&dev->struct_mutex);
  372. if (ret)
  373. return ret;
  374. seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start);
  375. seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs);
  376. for (i = 0; i < dev_priv->num_fence_regs; i++) {
  377. struct drm_i915_gem_object *obj = dev_priv->fence_regs[i].obj;
  378. seq_printf(m, "Fenced object[%2d] = ", i);
  379. if (obj == NULL)
  380. seq_printf(m, "unused");
  381. else
  382. describe_obj(m, obj);
  383. seq_printf(m, "\n");
  384. }
  385. mutex_unlock(&dev->struct_mutex);
  386. return 0;
  387. }
  388. static int i915_hws_info(struct seq_file *m, void *data)
  389. {
  390. struct drm_info_node *node = (struct drm_info_node *) m->private;
  391. struct drm_device *dev = node->minor->dev;
  392. drm_i915_private_t *dev_priv = dev->dev_private;
  393. struct intel_ring_buffer *ring;
  394. volatile u32 *hws;
  395. int i;
  396. switch ((uintptr_t)node->info_ent->data) {
  397. case RING_RENDER: ring = &dev_priv->render_ring; break;
  398. case RING_BSD: ring = &dev_priv->bsd_ring; break;
  399. case RING_BLT: ring = &dev_priv->blt_ring; break;
  400. default: return -EINVAL;
  401. }
  402. hws = (volatile u32 *)ring->status_page.page_addr;
  403. if (hws == NULL)
  404. return 0;
  405. for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) {
  406. seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n",
  407. i * 4,
  408. hws[i], hws[i + 1], hws[i + 2], hws[i + 3]);
  409. }
  410. return 0;
  411. }
  412. static void i915_dump_object(struct seq_file *m,
  413. struct io_mapping *mapping,
  414. struct drm_i915_gem_object *obj)
  415. {
  416. int page, page_count, i;
  417. page_count = obj->base.size / PAGE_SIZE;
  418. for (page = 0; page < page_count; page++) {
  419. u32 *mem = io_mapping_map_wc(mapping,
  420. obj->gtt_offset + page * PAGE_SIZE);
  421. for (i = 0; i < PAGE_SIZE; i += 4)
  422. seq_printf(m, "%08x : %08x\n", i, mem[i / 4]);
  423. io_mapping_unmap(mem);
  424. }
  425. }
  426. static int i915_batchbuffer_info(struct seq_file *m, void *data)
  427. {
  428. struct drm_info_node *node = (struct drm_info_node *) m->private;
  429. struct drm_device *dev = node->minor->dev;
  430. drm_i915_private_t *dev_priv = dev->dev_private;
  431. struct drm_i915_gem_object *obj;
  432. int ret;
  433. ret = mutex_lock_interruptible(&dev->struct_mutex);
  434. if (ret)
  435. return ret;
  436. list_for_each_entry(obj, &dev_priv->mm.active_list, mm_list) {
  437. if (obj->base.read_domains & I915_GEM_DOMAIN_COMMAND) {
  438. seq_printf(m, "--- gtt_offset = 0x%08x\n", obj->gtt_offset);
  439. i915_dump_object(m, dev_priv->mm.gtt_mapping, obj);
  440. }
  441. }
  442. mutex_unlock(&dev->struct_mutex);
  443. return 0;
  444. }
  445. static int i915_ringbuffer_data(struct seq_file *m, void *data)
  446. {
  447. struct drm_info_node *node = (struct drm_info_node *) m->private;
  448. struct drm_device *dev = node->minor->dev;
  449. drm_i915_private_t *dev_priv = dev->dev_private;
  450. struct intel_ring_buffer *ring;
  451. int ret;
  452. switch ((uintptr_t)node->info_ent->data) {
  453. case RING_RENDER: ring = &dev_priv->render_ring; break;
  454. case RING_BSD: ring = &dev_priv->bsd_ring; break;
  455. case RING_BLT: ring = &dev_priv->blt_ring; break;
  456. default: return -EINVAL;
  457. }
  458. ret = mutex_lock_interruptible(&dev->struct_mutex);
  459. if (ret)
  460. return ret;
  461. if (!ring->obj) {
  462. seq_printf(m, "No ringbuffer setup\n");
  463. } else {
  464. u8 *virt = ring->virtual_start;
  465. uint32_t off;
  466. for (off = 0; off < ring->size; off += 4) {
  467. uint32_t *ptr = (uint32_t *)(virt + off);
  468. seq_printf(m, "%08x : %08x\n", off, *ptr);
  469. }
  470. }
  471. mutex_unlock(&dev->struct_mutex);
  472. return 0;
  473. }
  474. static int i915_ringbuffer_info(struct seq_file *m, void *data)
  475. {
  476. struct drm_info_node *node = (struct drm_info_node *) m->private;
  477. struct drm_device *dev = node->minor->dev;
  478. drm_i915_private_t *dev_priv = dev->dev_private;
  479. struct intel_ring_buffer *ring;
  480. switch ((uintptr_t)node->info_ent->data) {
  481. case RING_RENDER: ring = &dev_priv->render_ring; break;
  482. case RING_BSD: ring = &dev_priv->bsd_ring; break;
  483. case RING_BLT: ring = &dev_priv->blt_ring; break;
  484. default: return -EINVAL;
  485. }
  486. if (ring->size == 0)
  487. return 0;
  488. seq_printf(m, "Ring %s:\n", ring->name);
  489. seq_printf(m, " Head : %08x\n", I915_READ_HEAD(ring) & HEAD_ADDR);
  490. seq_printf(m, " Tail : %08x\n", I915_READ_TAIL(ring) & TAIL_ADDR);
  491. seq_printf(m, " Size : %08x\n", ring->size);
  492. seq_printf(m, " Active : %08x\n", intel_ring_get_active_head(ring));
  493. seq_printf(m, " Control : %08x\n", I915_READ_CTL(ring));
  494. seq_printf(m, " Start : %08x\n", I915_READ_START(ring));
  495. return 0;
  496. }
  497. static const char *ring_str(int ring)
  498. {
  499. switch (ring) {
  500. case RING_RENDER: return " render";
  501. case RING_BSD: return " bsd";
  502. case RING_BLT: return " blt";
  503. default: return "";
  504. }
  505. }
  506. static const char *pin_flag(int pinned)
  507. {
  508. if (pinned > 0)
  509. return " P";
  510. else if (pinned < 0)
  511. return " p";
  512. else
  513. return "";
  514. }
  515. static const char *tiling_flag(int tiling)
  516. {
  517. switch (tiling) {
  518. default:
  519. case I915_TILING_NONE: return "";
  520. case I915_TILING_X: return " X";
  521. case I915_TILING_Y: return " Y";
  522. }
  523. }
  524. static const char *dirty_flag(int dirty)
  525. {
  526. return dirty ? " dirty" : "";
  527. }
  528. static const char *purgeable_flag(int purgeable)
  529. {
  530. return purgeable ? " purgeable" : "";
  531. }
  532. static void print_error_buffers(struct seq_file *m,
  533. const char *name,
  534. struct drm_i915_error_buffer *err,
  535. int count)
  536. {
  537. seq_printf(m, "%s [%d]:\n", name, count);
  538. while (count--) {
  539. seq_printf(m, " %08x %8zd %04x %04x %08x%s%s%s%s%s",
  540. err->gtt_offset,
  541. err->size,
  542. err->read_domains,
  543. err->write_domain,
  544. err->seqno,
  545. pin_flag(err->pinned),
  546. tiling_flag(err->tiling),
  547. dirty_flag(err->dirty),
  548. purgeable_flag(err->purgeable),
  549. ring_str(err->ring));
  550. if (err->name)
  551. seq_printf(m, " (name: %d)", err->name);
  552. if (err->fence_reg != I915_FENCE_REG_NONE)
  553. seq_printf(m, " (fence: %d)", err->fence_reg);
  554. seq_printf(m, "\n");
  555. err++;
  556. }
  557. }
  558. static int i915_error_state(struct seq_file *m, void *unused)
  559. {
  560. struct drm_info_node *node = (struct drm_info_node *) m->private;
  561. struct drm_device *dev = node->minor->dev;
  562. drm_i915_private_t *dev_priv = dev->dev_private;
  563. struct drm_i915_error_state *error;
  564. unsigned long flags;
  565. int i, page, offset, elt;
  566. spin_lock_irqsave(&dev_priv->error_lock, flags);
  567. if (!dev_priv->first_error) {
  568. seq_printf(m, "no error state collected\n");
  569. goto out;
  570. }
  571. error = dev_priv->first_error;
  572. seq_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec,
  573. error->time.tv_usec);
  574. seq_printf(m, "PCI ID: 0x%04x\n", dev->pci_device);
  575. seq_printf(m, "EIR: 0x%08x\n", error->eir);
  576. seq_printf(m, "PGTBL_ER: 0x%08x\n", error->pgtbl_er);
  577. if (INTEL_INFO(dev)->gen >= 6) {
  578. seq_printf(m, "ERROR: 0x%08x\n", error->error);
  579. seq_printf(m, "Blitter command stream:\n");
  580. seq_printf(m, " ACTHD: 0x%08x\n", error->bcs_acthd);
  581. seq_printf(m, " IPEIR: 0x%08x\n", error->bcs_ipeir);
  582. seq_printf(m, " IPEHR: 0x%08x\n", error->bcs_ipehr);
  583. seq_printf(m, " INSTDONE: 0x%08x\n", error->bcs_instdone);
  584. seq_printf(m, " seqno: 0x%08x\n", error->bcs_seqno);
  585. seq_printf(m, "Video (BSD) command stream:\n");
  586. seq_printf(m, " ACTHD: 0x%08x\n", error->vcs_acthd);
  587. seq_printf(m, " IPEIR: 0x%08x\n", error->vcs_ipeir);
  588. seq_printf(m, " IPEHR: 0x%08x\n", error->vcs_ipehr);
  589. seq_printf(m, " INSTDONE: 0x%08x\n", error->vcs_instdone);
  590. seq_printf(m, " seqno: 0x%08x\n", error->vcs_seqno);
  591. }
  592. seq_printf(m, "Render command stream:\n");
  593. seq_printf(m, " ACTHD: 0x%08x\n", error->acthd);
  594. seq_printf(m, " IPEIR: 0x%08x\n", error->ipeir);
  595. seq_printf(m, " IPEHR: 0x%08x\n", error->ipehr);
  596. seq_printf(m, " INSTDONE: 0x%08x\n", error->instdone);
  597. if (INTEL_INFO(dev)->gen >= 4) {
  598. seq_printf(m, " INSTDONE1: 0x%08x\n", error->instdone1);
  599. seq_printf(m, " INSTPS: 0x%08x\n", error->instps);
  600. }
  601. seq_printf(m, " INSTPM: 0x%08x\n", error->instpm);
  602. seq_printf(m, " seqno: 0x%08x\n", error->seqno);
  603. if (error->active_bo)
  604. print_error_buffers(m, "Active",
  605. error->active_bo,
  606. error->active_bo_count);
  607. if (error->pinned_bo)
  608. print_error_buffers(m, "Pinned",
  609. error->pinned_bo,
  610. error->pinned_bo_count);
  611. for (i = 0; i < ARRAY_SIZE(error->batchbuffer); i++) {
  612. if (error->batchbuffer[i]) {
  613. struct drm_i915_error_object *obj = error->batchbuffer[i];
  614. seq_printf(m, "--- gtt_offset = 0x%08x\n", obj->gtt_offset);
  615. offset = 0;
  616. for (page = 0; page < obj->page_count; page++) {
  617. for (elt = 0; elt < PAGE_SIZE/4; elt++) {
  618. seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
  619. offset += 4;
  620. }
  621. }
  622. }
  623. }
  624. if (error->ringbuffer) {
  625. struct drm_i915_error_object *obj = error->ringbuffer;
  626. seq_printf(m, "--- ringbuffer = 0x%08x\n", obj->gtt_offset);
  627. offset = 0;
  628. for (page = 0; page < obj->page_count; page++) {
  629. for (elt = 0; elt < PAGE_SIZE/4; elt++) {
  630. seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
  631. offset += 4;
  632. }
  633. }
  634. }
  635. if (error->overlay)
  636. intel_overlay_print_error_state(m, error->overlay);
  637. if (error->display)
  638. intel_display_print_error_state(m, dev, error->display);
  639. out:
  640. spin_unlock_irqrestore(&dev_priv->error_lock, flags);
  641. return 0;
  642. }
  643. static int i915_rstdby_delays(struct seq_file *m, void *unused)
  644. {
  645. struct drm_info_node *node = (struct drm_info_node *) m->private;
  646. struct drm_device *dev = node->minor->dev;
  647. drm_i915_private_t *dev_priv = dev->dev_private;
  648. u16 crstanddelay = I915_READ16(CRSTANDVID);
  649. seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", (crstanddelay >> 8) & 0x3f, (crstanddelay & 0x3f));
  650. return 0;
  651. }
  652. static int i915_cur_delayinfo(struct seq_file *m, void *unused)
  653. {
  654. struct drm_info_node *node = (struct drm_info_node *) m->private;
  655. struct drm_device *dev = node->minor->dev;
  656. drm_i915_private_t *dev_priv = dev->dev_private;
  657. u16 rgvswctl = I915_READ16(MEMSWCTL);
  658. u16 rgvstat = I915_READ16(MEMSTAT_ILK);
  659. seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf);
  660. seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f);
  661. seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >>
  662. MEMSTAT_VID_SHIFT);
  663. seq_printf(m, "Current P-state: %d\n",
  664. (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT);
  665. return 0;
  666. }
  667. static int i915_delayfreq_table(struct seq_file *m, void *unused)
  668. {
  669. struct drm_info_node *node = (struct drm_info_node *) m->private;
  670. struct drm_device *dev = node->minor->dev;
  671. drm_i915_private_t *dev_priv = dev->dev_private;
  672. u32 delayfreq;
  673. int i;
  674. for (i = 0; i < 16; i++) {
  675. delayfreq = I915_READ(PXVFREQ_BASE + i * 4);
  676. seq_printf(m, "P%02dVIDFREQ: 0x%08x (VID: %d)\n", i, delayfreq,
  677. (delayfreq & PXVFREQ_PX_MASK) >> PXVFREQ_PX_SHIFT);
  678. }
  679. return 0;
  680. }
  681. static inline int MAP_TO_MV(int map)
  682. {
  683. return 1250 - (map * 25);
  684. }
  685. static int i915_inttoext_table(struct seq_file *m, void *unused)
  686. {
  687. struct drm_info_node *node = (struct drm_info_node *) m->private;
  688. struct drm_device *dev = node->minor->dev;
  689. drm_i915_private_t *dev_priv = dev->dev_private;
  690. u32 inttoext;
  691. int i;
  692. for (i = 1; i <= 32; i++) {
  693. inttoext = I915_READ(INTTOEXT_BASE_ILK + i * 4);
  694. seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext);
  695. }
  696. return 0;
  697. }
  698. static int i915_drpc_info(struct seq_file *m, void *unused)
  699. {
  700. struct drm_info_node *node = (struct drm_info_node *) m->private;
  701. struct drm_device *dev = node->minor->dev;
  702. drm_i915_private_t *dev_priv = dev->dev_private;
  703. u32 rgvmodectl = I915_READ(MEMMODECTL);
  704. u32 rstdbyctl = I915_READ(MCHBAR_RENDER_STANDBY);
  705. u16 crstandvid = I915_READ16(CRSTANDVID);
  706. seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ?
  707. "yes" : "no");
  708. seq_printf(m, "Boost freq: %d\n",
  709. (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >>
  710. MEMMODE_BOOST_FREQ_SHIFT);
  711. seq_printf(m, "HW control enabled: %s\n",
  712. rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no");
  713. seq_printf(m, "SW control enabled: %s\n",
  714. rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no");
  715. seq_printf(m, "Gated voltage change: %s\n",
  716. rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no");
  717. seq_printf(m, "Starting frequency: P%d\n",
  718. (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT);
  719. seq_printf(m, "Max P-state: P%d\n",
  720. (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT);
  721. seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK));
  722. seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f));
  723. seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f));
  724. seq_printf(m, "Render standby enabled: %s\n",
  725. (rstdbyctl & RCX_SW_EXIT) ? "no" : "yes");
  726. return 0;
  727. }
  728. static int i915_fbc_status(struct seq_file *m, void *unused)
  729. {
  730. struct drm_info_node *node = (struct drm_info_node *) m->private;
  731. struct drm_device *dev = node->minor->dev;
  732. drm_i915_private_t *dev_priv = dev->dev_private;
  733. if (!I915_HAS_FBC(dev)) {
  734. seq_printf(m, "FBC unsupported on this chipset\n");
  735. return 0;
  736. }
  737. if (intel_fbc_enabled(dev)) {
  738. seq_printf(m, "FBC enabled\n");
  739. } else {
  740. seq_printf(m, "FBC disabled: ");
  741. switch (dev_priv->no_fbc_reason) {
  742. case FBC_NO_OUTPUT:
  743. seq_printf(m, "no outputs");
  744. break;
  745. case FBC_STOLEN_TOO_SMALL:
  746. seq_printf(m, "not enough stolen memory");
  747. break;
  748. case FBC_UNSUPPORTED_MODE:
  749. seq_printf(m, "mode not supported");
  750. break;
  751. case FBC_MODE_TOO_LARGE:
  752. seq_printf(m, "mode too large");
  753. break;
  754. case FBC_BAD_PLANE:
  755. seq_printf(m, "FBC unsupported on plane");
  756. break;
  757. case FBC_NOT_TILED:
  758. seq_printf(m, "scanout buffer not tiled");
  759. break;
  760. case FBC_MULTIPLE_PIPES:
  761. seq_printf(m, "multiple pipes are enabled");
  762. break;
  763. default:
  764. seq_printf(m, "unknown reason");
  765. }
  766. seq_printf(m, "\n");
  767. }
  768. return 0;
  769. }
  770. static int i915_sr_status(struct seq_file *m, void *unused)
  771. {
  772. struct drm_info_node *node = (struct drm_info_node *) m->private;
  773. struct drm_device *dev = node->minor->dev;
  774. drm_i915_private_t *dev_priv = dev->dev_private;
  775. bool sr_enabled = false;
  776. if (IS_GEN5(dev))
  777. sr_enabled = I915_READ(WM1_LP_ILK) & WM1_LP_SR_EN;
  778. else if (IS_CRESTLINE(dev) || IS_I945G(dev) || IS_I945GM(dev))
  779. sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
  780. else if (IS_I915GM(dev))
  781. sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN;
  782. else if (IS_PINEVIEW(dev))
  783. sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN;
  784. seq_printf(m, "self-refresh: %s\n",
  785. sr_enabled ? "enabled" : "disabled");
  786. return 0;
  787. }
  788. static int i915_emon_status(struct seq_file *m, void *unused)
  789. {
  790. struct drm_info_node *node = (struct drm_info_node *) m->private;
  791. struct drm_device *dev = node->minor->dev;
  792. drm_i915_private_t *dev_priv = dev->dev_private;
  793. unsigned long temp, chipset, gfx;
  794. int ret;
  795. ret = mutex_lock_interruptible(&dev->struct_mutex);
  796. if (ret)
  797. return ret;
  798. temp = i915_mch_val(dev_priv);
  799. chipset = i915_chipset_val(dev_priv);
  800. gfx = i915_gfx_val(dev_priv);
  801. mutex_unlock(&dev->struct_mutex);
  802. seq_printf(m, "GMCH temp: %ld\n", temp);
  803. seq_printf(m, "Chipset power: %ld\n", chipset);
  804. seq_printf(m, "GFX power: %ld\n", gfx);
  805. seq_printf(m, "Total power: %ld\n", chipset + gfx);
  806. return 0;
  807. }
  808. static int i915_gfxec(struct seq_file *m, void *unused)
  809. {
  810. struct drm_info_node *node = (struct drm_info_node *) m->private;
  811. struct drm_device *dev = node->minor->dev;
  812. drm_i915_private_t *dev_priv = dev->dev_private;
  813. seq_printf(m, "GFXEC: %ld\n", (unsigned long)I915_READ(0x112f4));
  814. return 0;
  815. }
  816. static int i915_opregion(struct seq_file *m, void *unused)
  817. {
  818. struct drm_info_node *node = (struct drm_info_node *) m->private;
  819. struct drm_device *dev = node->minor->dev;
  820. drm_i915_private_t *dev_priv = dev->dev_private;
  821. struct intel_opregion *opregion = &dev_priv->opregion;
  822. int ret;
  823. ret = mutex_lock_interruptible(&dev->struct_mutex);
  824. if (ret)
  825. return ret;
  826. if (opregion->header)
  827. seq_write(m, opregion->header, OPREGION_SIZE);
  828. mutex_unlock(&dev->struct_mutex);
  829. return 0;
  830. }
  831. static int i915_gem_framebuffer_info(struct seq_file *m, void *data)
  832. {
  833. struct drm_info_node *node = (struct drm_info_node *) m->private;
  834. struct drm_device *dev = node->minor->dev;
  835. drm_i915_private_t *dev_priv = dev->dev_private;
  836. struct intel_fbdev *ifbdev;
  837. struct intel_framebuffer *fb;
  838. int ret;
  839. ret = mutex_lock_interruptible(&dev->mode_config.mutex);
  840. if (ret)
  841. return ret;
  842. ifbdev = dev_priv->fbdev;
  843. fb = to_intel_framebuffer(ifbdev->helper.fb);
  844. seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, obj ",
  845. fb->base.width,
  846. fb->base.height,
  847. fb->base.depth,
  848. fb->base.bits_per_pixel);
  849. describe_obj(m, fb->obj);
  850. seq_printf(m, "\n");
  851. list_for_each_entry(fb, &dev->mode_config.fb_list, base.head) {
  852. if (&fb->base == ifbdev->helper.fb)
  853. continue;
  854. seq_printf(m, "user size: %d x %d, depth %d, %d bpp, obj ",
  855. fb->base.width,
  856. fb->base.height,
  857. fb->base.depth,
  858. fb->base.bits_per_pixel);
  859. describe_obj(m, fb->obj);
  860. seq_printf(m, "\n");
  861. }
  862. mutex_unlock(&dev->mode_config.mutex);
  863. return 0;
  864. }
  865. static int
  866. i915_wedged_open(struct inode *inode,
  867. struct file *filp)
  868. {
  869. filp->private_data = inode->i_private;
  870. return 0;
  871. }
  872. static ssize_t
  873. i915_wedged_read(struct file *filp,
  874. char __user *ubuf,
  875. size_t max,
  876. loff_t *ppos)
  877. {
  878. struct drm_device *dev = filp->private_data;
  879. drm_i915_private_t *dev_priv = dev->dev_private;
  880. char buf[80];
  881. int len;
  882. len = snprintf(buf, sizeof (buf),
  883. "wedged : %d\n",
  884. atomic_read(&dev_priv->mm.wedged));
  885. if (len > sizeof (buf))
  886. len = sizeof (buf);
  887. return simple_read_from_buffer(ubuf, max, ppos, buf, len);
  888. }
  889. static ssize_t
  890. i915_wedged_write(struct file *filp,
  891. const char __user *ubuf,
  892. size_t cnt,
  893. loff_t *ppos)
  894. {
  895. struct drm_device *dev = filp->private_data;
  896. char buf[20];
  897. int val = 1;
  898. if (cnt > 0) {
  899. if (cnt > sizeof (buf) - 1)
  900. return -EINVAL;
  901. if (copy_from_user(buf, ubuf, cnt))
  902. return -EFAULT;
  903. buf[cnt] = 0;
  904. val = simple_strtoul(buf, NULL, 0);
  905. }
  906. DRM_INFO("Manually setting wedged to %d\n", val);
  907. i915_handle_error(dev, val);
  908. return cnt;
  909. }
  910. static const struct file_operations i915_wedged_fops = {
  911. .owner = THIS_MODULE,
  912. .open = i915_wedged_open,
  913. .read = i915_wedged_read,
  914. .write = i915_wedged_write,
  915. .llseek = default_llseek,
  916. };
  917. /* As the drm_debugfs_init() routines are called before dev->dev_private is
  918. * allocated we need to hook into the minor for release. */
  919. static int
  920. drm_add_fake_info_node(struct drm_minor *minor,
  921. struct dentry *ent,
  922. const void *key)
  923. {
  924. struct drm_info_node *node;
  925. node = kmalloc(sizeof(struct drm_info_node), GFP_KERNEL);
  926. if (node == NULL) {
  927. debugfs_remove(ent);
  928. return -ENOMEM;
  929. }
  930. node->minor = minor;
  931. node->dent = ent;
  932. node->info_ent = (void *) key;
  933. list_add(&node->list, &minor->debugfs_nodes.list);
  934. return 0;
  935. }
  936. static int i915_wedged_create(struct dentry *root, struct drm_minor *minor)
  937. {
  938. struct drm_device *dev = minor->dev;
  939. struct dentry *ent;
  940. ent = debugfs_create_file("i915_wedged",
  941. S_IRUGO | S_IWUSR,
  942. root, dev,
  943. &i915_wedged_fops);
  944. if (IS_ERR(ent))
  945. return PTR_ERR(ent);
  946. return drm_add_fake_info_node(minor, ent, &i915_wedged_fops);
  947. }
  948. static struct drm_info_list i915_debugfs_list[] = {
  949. {"i915_capabilities", i915_capabilities, 0, 0},
  950. {"i915_gem_objects", i915_gem_object_info, 0},
  951. {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST},
  952. {"i915_gem_flushing", i915_gem_object_list_info, 0, (void *) FLUSHING_LIST},
  953. {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST},
  954. {"i915_gem_pinned", i915_gem_object_list_info, 0, (void *) PINNED_LIST},
  955. {"i915_gem_deferred_free", i915_gem_object_list_info, 0, (void *) DEFERRED_FREE_LIST},
  956. {"i915_gem_pageflip", i915_gem_pageflip_info, 0},
  957. {"i915_gem_request", i915_gem_request_info, 0},
  958. {"i915_gem_seqno", i915_gem_seqno_info, 0},
  959. {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0},
  960. {"i915_gem_interrupt", i915_interrupt_info, 0},
  961. {"i915_gem_hws", i915_hws_info, 0, (void *)RING_RENDER},
  962. {"i915_gem_hws_blt", i915_hws_info, 0, (void *)RING_BLT},
  963. {"i915_gem_hws_bsd", i915_hws_info, 0, (void *)RING_BSD},
  964. {"i915_ringbuffer_data", i915_ringbuffer_data, 0, (void *)RING_RENDER},
  965. {"i915_ringbuffer_info", i915_ringbuffer_info, 0, (void *)RING_RENDER},
  966. {"i915_bsd_ringbuffer_data", i915_ringbuffer_data, 0, (void *)RING_BSD},
  967. {"i915_bsd_ringbuffer_info", i915_ringbuffer_info, 0, (void *)RING_BSD},
  968. {"i915_blt_ringbuffer_data", i915_ringbuffer_data, 0, (void *)RING_BLT},
  969. {"i915_blt_ringbuffer_info", i915_ringbuffer_info, 0, (void *)RING_BLT},
  970. {"i915_batchbuffers", i915_batchbuffer_info, 0},
  971. {"i915_error_state", i915_error_state, 0},
  972. {"i915_rstdby_delays", i915_rstdby_delays, 0},
  973. {"i915_cur_delayinfo", i915_cur_delayinfo, 0},
  974. {"i915_delayfreq_table", i915_delayfreq_table, 0},
  975. {"i915_inttoext_table", i915_inttoext_table, 0},
  976. {"i915_drpc_info", i915_drpc_info, 0},
  977. {"i915_emon_status", i915_emon_status, 0},
  978. {"i915_gfxec", i915_gfxec, 0},
  979. {"i915_fbc_status", i915_fbc_status, 0},
  980. {"i915_sr_status", i915_sr_status, 0},
  981. {"i915_opregion", i915_opregion, 0},
  982. {"i915_gem_framebuffer", i915_gem_framebuffer_info, 0},
  983. };
  984. #define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list)
  985. int i915_debugfs_init(struct drm_minor *minor)
  986. {
  987. int ret;
  988. ret = i915_wedged_create(minor->debugfs_root, minor);
  989. if (ret)
  990. return ret;
  991. return drm_debugfs_create_files(i915_debugfs_list,
  992. I915_DEBUGFS_ENTRIES,
  993. minor->debugfs_root, minor);
  994. }
  995. void i915_debugfs_cleanup(struct drm_minor *minor)
  996. {
  997. drm_debugfs_remove_files(i915_debugfs_list,
  998. I915_DEBUGFS_ENTRIES, minor);
  999. drm_debugfs_remove_files((struct drm_info_list *) &i915_wedged_fops,
  1000. 1, minor);
  1001. }
  1002. #endif /* CONFIG_DEBUG_FS */