r8a7790.dtsi 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. /*
  2. * Device Tree Source for the r8a7790 SoC
  3. *
  4. * Copyright (C) 2013 Renesas Solutions Corp.
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. /include/ "skeleton.dtsi"
  11. / {
  12. compatible = "renesas,r8a7790";
  13. interrupt-parent = <&gic>;
  14. cpus {
  15. #address-cells = <1>;
  16. #size-cells = <0>;
  17. cpu0: cpu@0 {
  18. device_type = "cpu";
  19. compatible = "arm,cortex-a15";
  20. reg = <0>;
  21. clock-frequency = <1300000000>;
  22. };
  23. };
  24. gic: interrupt-controller@f1001000 {
  25. compatible = "arm,cortex-a15-gic";
  26. #interrupt-cells = <3>;
  27. #address-cells = <0>;
  28. interrupt-controller;
  29. reg = <0xf1001000 0x1000>,
  30. <0xf1002000 0x1000>,
  31. <0xf1004000 0x2000>,
  32. <0xf1006000 0x2000>;
  33. interrupts = <1 9 0xf04>;
  34. gic-cpuif@4 {
  35. compatible = "arm,gic-cpuif";
  36. cpuif-id = <4>;
  37. cpu = <&cpu0>;
  38. };
  39. };
  40. timer {
  41. compatible = "arm,armv7-timer";
  42. interrupts = <1 13 0xf08>,
  43. <1 14 0xf08>,
  44. <1 11 0xf08>,
  45. <1 10 0xf08>;
  46. };
  47. };