shpchp.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382
  1. /*
  2. * Standard Hot Plug Controller Driver
  3. *
  4. * Copyright (C) 1995,2001 Compaq Computer Corporation
  5. * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
  6. * Copyright (C) 2001 IBM
  7. * Copyright (C) 2003-2004 Intel Corporation
  8. *
  9. * All rights reserved.
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; either version 2 of the License, or (at
  14. * your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful, but
  17. * WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  19. * NON INFRINGEMENT. See the GNU General Public License for more
  20. * details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  25. *
  26. * Send feedback to <greg@kroah.com>,<kristen.c.accardi@intel.com>
  27. *
  28. */
  29. #ifndef _SHPCHP_H
  30. #define _SHPCHP_H
  31. #include <linux/types.h>
  32. #include <linux/pci.h>
  33. #include <linux/delay.h>
  34. #include <linux/sched.h> /* signal_pending(), struct timer_list */
  35. #include "pci_hotplug.h"
  36. #if !defined(MODULE)
  37. #define MY_NAME "shpchp"
  38. #else
  39. #define MY_NAME THIS_MODULE->name
  40. #endif
  41. extern int shpchp_poll_mode;
  42. extern int shpchp_poll_time;
  43. extern int shpchp_debug;
  44. /*#define dbg(format, arg...) do { if (shpchp_debug) printk(KERN_DEBUG "%s: " format, MY_NAME , ## arg); } while (0)*/
  45. #define dbg(format, arg...) do { if (shpchp_debug) printk("%s: " format, MY_NAME , ## arg); } while (0)
  46. #define err(format, arg...) printk(KERN_ERR "%s: " format, MY_NAME , ## arg)
  47. #define info(format, arg...) printk(KERN_INFO "%s: " format, MY_NAME , ## arg)
  48. #define warn(format, arg...) printk(KERN_WARNING "%s: " format, MY_NAME , ## arg)
  49. #define SLOT_MAGIC 0x67267321
  50. struct slot {
  51. u32 magic;
  52. struct slot *next;
  53. u8 bus;
  54. u8 device;
  55. u16 status;
  56. u32 number;
  57. u8 is_a_board;
  58. u8 state;
  59. u8 presence_save;
  60. u8 pwr_save;
  61. struct timer_list task_event;
  62. u8 hp_slot;
  63. struct controller *ctrl;
  64. struct hpc_ops *hpc_ops;
  65. struct hotplug_slot *hotplug_slot;
  66. struct list_head slot_list;
  67. };
  68. struct event_info {
  69. u32 event_type;
  70. u8 hp_slot;
  71. };
  72. struct controller {
  73. struct controller *next;
  74. struct semaphore crit_sect; /* critical section semaphore */
  75. struct php_ctlr_state_s *hpc_ctlr_handle; /* HPC controller handle */
  76. int num_slots; /* Number of slots on ctlr */
  77. int slot_num_inc; /* 1 or -1 */
  78. struct pci_dev *pci_dev;
  79. struct pci_bus *pci_bus;
  80. struct event_info event_queue[10];
  81. struct slot *slot;
  82. struct hpc_ops *hpc_ops;
  83. wait_queue_head_t queue; /* sleep & wake process */
  84. u8 next_event;
  85. u8 bus;
  86. u8 device;
  87. u8 function;
  88. u8 slot_device_offset;
  89. u8 add_support;
  90. enum pci_bus_speed speed;
  91. u32 first_slot; /* First physical slot number */
  92. u8 slot_bus; /* Bus where the slots handled by this controller sit */
  93. u32 cap_offset;
  94. unsigned long mmio_base;
  95. unsigned long mmio_size;
  96. };
  97. struct hotplug_params {
  98. u8 cache_line_size;
  99. u8 latency_timer;
  100. u8 enable_serr;
  101. u8 enable_perr;
  102. };
  103. /* Define AMD SHPC ID */
  104. #define PCI_DEVICE_ID_AMD_GOLAM_7450 0x7450
  105. #define INT_BUTTON_IGNORE 0
  106. #define INT_PRESENCE_ON 1
  107. #define INT_PRESENCE_OFF 2
  108. #define INT_SWITCH_CLOSE 3
  109. #define INT_SWITCH_OPEN 4
  110. #define INT_POWER_FAULT 5
  111. #define INT_POWER_FAULT_CLEAR 6
  112. #define INT_BUTTON_PRESS 7
  113. #define INT_BUTTON_RELEASE 8
  114. #define INT_BUTTON_CANCEL 9
  115. #define STATIC_STATE 0
  116. #define BLINKINGON_STATE 1
  117. #define BLINKINGOFF_STATE 2
  118. #define POWERON_STATE 3
  119. #define POWEROFF_STATE 4
  120. #define PCI_TO_PCI_BRIDGE_CLASS 0x00060400
  121. /* Error messages */
  122. #define INTERLOCK_OPEN 0x00000002
  123. #define ADD_NOT_SUPPORTED 0x00000003
  124. #define CARD_FUNCTIONING 0x00000005
  125. #define ADAPTER_NOT_SAME 0x00000006
  126. #define NO_ADAPTER_PRESENT 0x00000009
  127. #define NOT_ENOUGH_RESOURCES 0x0000000B
  128. #define DEVICE_TYPE_NOT_SUPPORTED 0x0000000C
  129. #define WRONG_BUS_FREQUENCY 0x0000000D
  130. #define POWER_FAILURE 0x0000000E
  131. #define REMOVE_NOT_SUPPORTED 0x00000003
  132. #define DISABLE_CARD 1
  133. /*
  134. * error Messages
  135. */
  136. #define msg_initialization_err "Initialization failure, error=%d\n"
  137. #define msg_button_on "PCI slot #%d - powering on due to button press.\n"
  138. #define msg_button_off "PCI slot #%d - powering off due to button press.\n"
  139. #define msg_button_cancel "PCI slot #%d - action canceled due to button press.\n"
  140. /* sysfs functions for the hotplug controller info */
  141. extern void shpchp_create_ctrl_files (struct controller *ctrl);
  142. /* controller functions */
  143. extern int shpchp_event_start_thread(void);
  144. extern void shpchp_event_stop_thread(void);
  145. extern int shpchp_enable_slot(struct slot *slot);
  146. extern int shpchp_disable_slot(struct slot *slot);
  147. extern u8 shpchp_handle_attention_button(u8 hp_slot, void *inst_id);
  148. extern u8 shpchp_handle_switch_change(u8 hp_slot, void *inst_id);
  149. extern u8 shpchp_handle_presence_change(u8 hp_slot, void *inst_id);
  150. extern u8 shpchp_handle_power_fault(u8 hp_slot, void *inst_id);
  151. /* pci functions */
  152. extern int shpchp_save_config(struct controller *ctrl, int busnumber, int num_ctlr_slots, int first_device_num);
  153. extern int shpchp_configure_device(struct slot *p_slot);
  154. extern int shpchp_unconfigure_device(struct slot *p_slot);
  155. extern void get_hp_hw_control_from_firmware(struct pci_dev *dev);
  156. extern void get_hp_params_from_firmware(struct pci_dev *dev,
  157. struct hotplug_params *hpp);
  158. extern int shpchprm_get_physical_slot_number(struct controller *ctrl,
  159. u32 *sun, u8 busnum, u8 devnum);
  160. extern void shpchp_remove_ctrl_files(struct controller *ctrl);
  161. /* Global variables */
  162. extern struct controller *shpchp_ctrl_list;
  163. struct ctrl_reg {
  164. volatile u32 base_offset;
  165. volatile u32 slot_avail1;
  166. volatile u32 slot_avail2;
  167. volatile u32 slot_config;
  168. volatile u16 sec_bus_config;
  169. volatile u8 msi_ctrl;
  170. volatile u8 prog_interface;
  171. volatile u16 cmd;
  172. volatile u16 cmd_status;
  173. volatile u32 intr_loc;
  174. volatile u32 serr_loc;
  175. volatile u32 serr_intr_enable;
  176. volatile u32 slot1;
  177. volatile u32 slot2;
  178. volatile u32 slot3;
  179. volatile u32 slot4;
  180. volatile u32 slot5;
  181. volatile u32 slot6;
  182. volatile u32 slot7;
  183. volatile u32 slot8;
  184. volatile u32 slot9;
  185. volatile u32 slot10;
  186. volatile u32 slot11;
  187. volatile u32 slot12;
  188. } __attribute__ ((packed));
  189. /* offsets to the controller registers based on the above structure layout */
  190. enum ctrl_offsets {
  191. BASE_OFFSET = offsetof(struct ctrl_reg, base_offset),
  192. SLOT_AVAIL1 = offsetof(struct ctrl_reg, slot_avail1),
  193. SLOT_AVAIL2 = offsetof(struct ctrl_reg, slot_avail2),
  194. SLOT_CONFIG = offsetof(struct ctrl_reg, slot_config),
  195. SEC_BUS_CONFIG = offsetof(struct ctrl_reg, sec_bus_config),
  196. MSI_CTRL = offsetof(struct ctrl_reg, msi_ctrl),
  197. PROG_INTERFACE = offsetof(struct ctrl_reg, prog_interface),
  198. CMD = offsetof(struct ctrl_reg, cmd),
  199. CMD_STATUS = offsetof(struct ctrl_reg, cmd_status),
  200. INTR_LOC = offsetof(struct ctrl_reg, intr_loc),
  201. SERR_LOC = offsetof(struct ctrl_reg, serr_loc),
  202. SERR_INTR_ENABLE = offsetof(struct ctrl_reg, serr_intr_enable),
  203. SLOT1 = offsetof(struct ctrl_reg, slot1),
  204. SLOT2 = offsetof(struct ctrl_reg, slot2),
  205. SLOT3 = offsetof(struct ctrl_reg, slot3),
  206. SLOT4 = offsetof(struct ctrl_reg, slot4),
  207. SLOT5 = offsetof(struct ctrl_reg, slot5),
  208. SLOT6 = offsetof(struct ctrl_reg, slot6),
  209. SLOT7 = offsetof(struct ctrl_reg, slot7),
  210. SLOT8 = offsetof(struct ctrl_reg, slot8),
  211. SLOT9 = offsetof(struct ctrl_reg, slot9),
  212. SLOT10 = offsetof(struct ctrl_reg, slot10),
  213. SLOT11 = offsetof(struct ctrl_reg, slot11),
  214. SLOT12 = offsetof(struct ctrl_reg, slot12),
  215. };
  216. typedef u8(*php_intr_callback_t) (u8 hp_slot, void *instance_id);
  217. struct php_ctlr_state_s {
  218. struct php_ctlr_state_s *pnext;
  219. struct pci_dev *pci_dev;
  220. unsigned int irq;
  221. unsigned long flags; /* spinlock's */
  222. u32 slot_device_offset;
  223. u32 num_slots;
  224. struct timer_list int_poll_timer; /* Added for poll event */
  225. php_intr_callback_t attention_button_callback;
  226. php_intr_callback_t switch_change_callback;
  227. php_intr_callback_t presence_change_callback;
  228. php_intr_callback_t power_fault_callback;
  229. void *callback_instance_id;
  230. void __iomem *creg; /* Ptr to controller register space */
  231. };
  232. /* Inline functions */
  233. /* Inline functions to check the sanity of a pointer that is passed to us */
  234. static inline int slot_paranoia_check (struct slot *slot, const char *function)
  235. {
  236. if (!slot) {
  237. dbg("%s - slot == NULL", function);
  238. return -1;
  239. }
  240. if (slot->magic != SLOT_MAGIC) {
  241. dbg("%s - bad magic number for slot", function);
  242. return -1;
  243. }
  244. if (!slot->hotplug_slot) {
  245. dbg("%s - slot->hotplug_slot == NULL!", function);
  246. return -1;
  247. }
  248. return 0;
  249. }
  250. static inline struct slot *get_slot (struct hotplug_slot *hotplug_slot, const char *function)
  251. {
  252. struct slot *slot;
  253. if (!hotplug_slot) {
  254. dbg("%s - hotplug_slot == NULL\n", function);
  255. return NULL;
  256. }
  257. slot = (struct slot *)hotplug_slot->private;
  258. if (slot_paranoia_check (slot, function))
  259. return NULL;
  260. return slot;
  261. }
  262. static inline struct slot *shpchp_find_slot (struct controller *ctrl, u8 device)
  263. {
  264. struct slot *p_slot, *tmp_slot = NULL;
  265. if (!ctrl)
  266. return NULL;
  267. p_slot = ctrl->slot;
  268. while (p_slot && (p_slot->device != device)) {
  269. tmp_slot = p_slot;
  270. p_slot = p_slot->next;
  271. }
  272. if (p_slot == NULL) {
  273. err("ERROR: shpchp_find_slot device=0x%x\n", device);
  274. p_slot = tmp_slot;
  275. }
  276. return (p_slot);
  277. }
  278. static inline int wait_for_ctrl_irq (struct controller *ctrl)
  279. {
  280. DECLARE_WAITQUEUE(wait, current);
  281. int retval = 0;
  282. add_wait_queue(&ctrl->queue, &wait);
  283. if (!shpchp_poll_mode) {
  284. /* Sleep for up to 1 second */
  285. msleep_interruptible(1000);
  286. } else {
  287. /* Sleep for up to 2 seconds */
  288. msleep_interruptible(2000);
  289. }
  290. remove_wait_queue(&ctrl->queue, &wait);
  291. if (signal_pending(current))
  292. retval = -EINTR;
  293. return retval;
  294. }
  295. #define SLOT_NAME_SIZE 10
  296. static inline void make_slot_name(char *buffer, int buffer_size, struct slot *slot)
  297. {
  298. snprintf(buffer, buffer_size, "%04d_%04d", slot->bus, slot->number);
  299. }
  300. enum php_ctlr_type {
  301. PCI,
  302. ISA,
  303. ACPI
  304. };
  305. int shpc_init( struct controller *ctrl, struct pci_dev *pdev);
  306. int shpc_get_ctlr_slot_config( struct controller *ctrl,
  307. int *num_ctlr_slots,
  308. int *first_device_num,
  309. int *physical_slot_num,
  310. int *updown,
  311. int *flags);
  312. struct hpc_ops {
  313. int (*power_on_slot ) (struct slot *slot);
  314. int (*slot_enable ) (struct slot *slot);
  315. int (*slot_disable ) (struct slot *slot);
  316. int (*set_bus_speed_mode) (struct slot *slot, enum pci_bus_speed speed);
  317. int (*get_power_status) (struct slot *slot, u8 *status);
  318. int (*get_attention_status) (struct slot *slot, u8 *status);
  319. int (*set_attention_status) (struct slot *slot, u8 status);
  320. int (*get_latch_status) (struct slot *slot, u8 *status);
  321. int (*get_adapter_status) (struct slot *slot, u8 *status);
  322. int (*get_max_bus_speed) (struct slot *slot, enum pci_bus_speed *speed);
  323. int (*get_cur_bus_speed) (struct slot *slot, enum pci_bus_speed *speed);
  324. int (*get_adapter_speed) (struct slot *slot, enum pci_bus_speed *speed);
  325. int (*get_mode1_ECC_cap) (struct slot *slot, u8 *mode);
  326. int (*get_prog_int) (struct slot *slot, u8 *prog_int);
  327. int (*query_power_fault) (struct slot *slot);
  328. void (*green_led_on) (struct slot *slot);
  329. void (*green_led_off) (struct slot *slot);
  330. void (*green_led_blink) (struct slot *slot);
  331. void (*release_ctlr) (struct controller *ctrl);
  332. int (*check_cmd_status) (struct controller *ctrl);
  333. };
  334. #endif /* _SHPCHP_H */