core.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702
  1. /*
  2. * Copyright (c) 2010-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef CORE_H
  17. #define CORE_H
  18. #include <linux/etherdevice.h>
  19. #include <linux/rtnetlink.h>
  20. #include <linux/firmware.h>
  21. #include <linux/sched.h>
  22. #include <linux/circ_buf.h>
  23. #include <net/cfg80211.h>
  24. #include "htc.h"
  25. #include "wmi.h"
  26. #include "bmi.h"
  27. #include "target.h"
  28. #define MAX_ATH6KL 1
  29. #define ATH6KL_MAX_RX_BUFFERS 16
  30. #define ATH6KL_BUFFER_SIZE 1664
  31. #define ATH6KL_MAX_AMSDU_RX_BUFFERS 4
  32. #define ATH6KL_AMSDU_REFILL_THRESHOLD 3
  33. #define ATH6KL_AMSDU_BUFFER_SIZE (WMI_MAX_AMSDU_RX_DATA_FRAME_LENGTH + 128)
  34. #define MAX_MSDU_SUBFRAME_PAYLOAD_LEN 1508
  35. #define MIN_MSDU_SUBFRAME_PAYLOAD_LEN 46
  36. #define USER_SAVEDKEYS_STAT_INIT 0
  37. #define USER_SAVEDKEYS_STAT_RUN 1
  38. #define ATH6KL_TX_TIMEOUT 10
  39. #define ATH6KL_MAX_ENDPOINTS 4
  40. #define MAX_NODE_NUM 15
  41. /* Extra bytes for htc header alignment */
  42. #define ATH6KL_HTC_ALIGN_BYTES 3
  43. /* MAX_HI_COOKIE_NUM are reserved for high priority traffic */
  44. #define MAX_DEF_COOKIE_NUM 180
  45. #define MAX_HI_COOKIE_NUM 18 /* 10% of MAX_COOKIE_NUM */
  46. #define MAX_COOKIE_NUM (MAX_DEF_COOKIE_NUM + MAX_HI_COOKIE_NUM)
  47. #define MAX_DEFAULT_SEND_QUEUE_DEPTH (MAX_DEF_COOKIE_NUM / WMM_NUM_AC)
  48. #define DISCON_TIMER_INTVAL 10000 /* in msec */
  49. #define A_DEFAULT_LISTEN_INTERVAL 100
  50. #define A_MAX_WOW_LISTEN_INTERVAL 1000
  51. /* includes also the null byte */
  52. #define ATH6KL_FIRMWARE_MAGIC "QCA-ATH6KL"
  53. enum ath6kl_fw_ie_type {
  54. ATH6KL_FW_IE_FW_VERSION = 0,
  55. ATH6KL_FW_IE_TIMESTAMP = 1,
  56. ATH6KL_FW_IE_OTP_IMAGE = 2,
  57. ATH6KL_FW_IE_FW_IMAGE = 3,
  58. ATH6KL_FW_IE_PATCH_IMAGE = 4,
  59. ATH6KL_FW_IE_RESERVED_RAM_SIZE = 5,
  60. ATH6KL_FW_IE_CAPABILITIES = 6,
  61. ATH6KL_FW_IE_PATCH_ADDR = 7,
  62. ATH6KL_FW_IE_BOARD_ADDR = 8,
  63. };
  64. enum ath6kl_fw_capability {
  65. ATH6KL_FW_CAPABILITY_HOST_P2P = 0,
  66. /* this needs to be last */
  67. ATH6KL_FW_CAPABILITY_MAX,
  68. };
  69. #define ATH6KL_CAPABILITY_LEN (ALIGN(ATH6KL_FW_CAPABILITY_MAX, 32) / 32)
  70. struct ath6kl_fw_ie {
  71. __le32 id;
  72. __le32 len;
  73. u8 data[0];
  74. };
  75. /* AR6003 1.0 definitions */
  76. #define AR6003_REV1_VERSION 0x300002ba
  77. /* AR6003 2.0 definitions */
  78. #define AR6003_REV2_VERSION 0x30000384
  79. #define AR6003_REV2_PATCH_DOWNLOAD_ADDRESS 0x57e910
  80. #define AR6003_REV2_OTP_FILE "ath6k/AR6003/hw2.0/otp.bin.z77"
  81. #define AR6003_REV2_FIRMWARE_FILE "ath6k/AR6003/hw2.0/athwlan.bin.z77"
  82. #define AR6003_REV2_TCMD_FIRMWARE_FILE "ath6k/AR6003/hw2.0/athtcmd_ram.bin"
  83. #define AR6003_REV2_PATCH_FILE "ath6k/AR6003/hw2.0/data.patch.bin"
  84. #define AR6003_REV2_FIRMWARE_2_FILE "ath6k/AR6003/hw2.0/fw-2.bin"
  85. #define AR6003_REV2_BOARD_DATA_FILE "ath6k/AR6003/hw2.0/bdata.bin"
  86. #define AR6003_REV2_DEFAULT_BOARD_DATA_FILE "ath6k/AR6003/hw2.0/bdata.SD31.bin"
  87. /* AR6003 3.0 definitions */
  88. #define AR6003_REV3_VERSION 0x30000582
  89. #define AR6003_REV3_OTP_FILE "ath6k/AR6003/hw2.1.1/otp.bin"
  90. #define AR6003_REV3_FIRMWARE_FILE "ath6k/AR6003/hw2.1.1/athwlan.bin"
  91. #define AR6003_REV3_TCMD_FIRMWARE_FILE "ath6k/AR6003/hw2.1.1/athtcmd_ram.bin"
  92. #define AR6003_REV3_PATCH_FILE "ath6k/AR6003/hw2.1.1/data.patch.bin"
  93. #define AR6003_REV3_FIRMWARE_2_FILE "ath6k/AR6003/hw2.1.1/fw-2.bin"
  94. #define AR6003_REV3_BOARD_DATA_FILE "ath6k/AR6003/hw2.1.1/bdata.bin"
  95. #define AR6003_REV3_DEFAULT_BOARD_DATA_FILE \
  96. "ath6k/AR6003/hw2.1.1/bdata.SD31.bin"
  97. /* AR6004 1.0 definitions */
  98. #define AR6004_REV1_VERSION 0x30000623
  99. #define AR6004_REV1_FIRMWARE_2_FILE "ath6k/AR6004/hw1.0/fw-2.bin"
  100. #define AR6004_REV1_FIRMWARE_FILE "ath6k/AR6004/hw1.0/fw.ram.bin"
  101. #define AR6004_REV1_BOARD_DATA_FILE "ath6k/AR6004/hw1.0/bdata.bin"
  102. #define AR6004_REV1_DEFAULT_BOARD_DATA_FILE \
  103. "ath6k/AR6004/hw1.0/bdata.DB132.bin"
  104. /* AR6004 1.1 definitions */
  105. #define AR6004_REV2_VERSION 0x30000001
  106. #define AR6004_REV2_FIRMWARE_2_FILE "ath6k/AR6004/hw1.1/fw-2.bin"
  107. #define AR6004_REV2_FIRMWARE_FILE "ath6k/AR6004/hw1.1/fw.ram.bin"
  108. #define AR6004_REV2_BOARD_DATA_FILE "ath6k/AR6004/hw1.1/bdata.bin"
  109. #define AR6004_REV2_DEFAULT_BOARD_DATA_FILE \
  110. "ath6k/AR6004/hw1.1/bdata.DB132.bin"
  111. /* Per STA data, used in AP mode */
  112. #define STA_PS_AWAKE BIT(0)
  113. #define STA_PS_SLEEP BIT(1)
  114. #define STA_PS_POLLED BIT(2)
  115. /* HTC TX packet tagging definitions */
  116. #define ATH6KL_CONTROL_PKT_TAG HTC_TX_PACKET_TAG_USER_DEFINED
  117. #define ATH6KL_DATA_PKT_TAG (ATH6KL_CONTROL_PKT_TAG + 1)
  118. #define AR6003_CUST_DATA_SIZE 16
  119. #define AGGR_WIN_IDX(x, y) ((x) % (y))
  120. #define AGGR_INCR_IDX(x, y) AGGR_WIN_IDX(((x) + 1), (y))
  121. #define AGGR_DCRM_IDX(x, y) AGGR_WIN_IDX(((x) - 1), (y))
  122. #define ATH6KL_MAX_SEQ_NO 0xFFF
  123. #define ATH6KL_NEXT_SEQ_NO(x) (((x) + 1) & ATH6KL_MAX_SEQ_NO)
  124. #define NUM_OF_TIDS 8
  125. #define AGGR_SZ_DEFAULT 8
  126. #define AGGR_WIN_SZ_MIN 2
  127. #define AGGR_WIN_SZ_MAX 8
  128. #define TID_WINDOW_SZ(_x) ((_x) << 1)
  129. #define AGGR_NUM_OF_FREE_NETBUFS 16
  130. #define AGGR_RX_TIMEOUT 400 /* in ms */
  131. #define WMI_TIMEOUT (2 * HZ)
  132. #define MBOX_YIELD_LIMIT 99
  133. /* configuration lags */
  134. /*
  135. * ATH6KL_CONF_IGNORE_ERP_BARKER: Ignore the barker premable in
  136. * ERP IE of beacon to determine the short premable support when
  137. * sending (Re)Assoc req.
  138. * ATH6KL_CONF_IGNORE_PS_FAIL_EVT_IN_SCAN: Don't send the power
  139. * module state transition failure events which happen during
  140. * scan, to the host.
  141. */
  142. #define ATH6KL_CONF_IGNORE_ERP_BARKER BIT(0)
  143. #define ATH6KL_CONF_IGNORE_PS_FAIL_EVT_IN_SCAN BIT(1)
  144. #define ATH6KL_CONF_ENABLE_11N BIT(2)
  145. #define ATH6KL_CONF_ENABLE_TX_BURST BIT(3)
  146. #define ATH6KL_CONF_SUSPEND_CUTPOWER BIT(4)
  147. enum wlan_low_pwr_state {
  148. WLAN_POWER_STATE_ON,
  149. WLAN_POWER_STATE_CUT_PWR,
  150. WLAN_POWER_STATE_DEEP_SLEEP,
  151. WLAN_POWER_STATE_WOW
  152. };
  153. enum sme_state {
  154. SME_DISCONNECTED,
  155. SME_CONNECTING,
  156. SME_CONNECTED
  157. };
  158. struct skb_hold_q {
  159. struct sk_buff *skb;
  160. bool is_amsdu;
  161. u16 seq_no;
  162. };
  163. struct rxtid {
  164. bool aggr;
  165. bool progress;
  166. bool timer_mon;
  167. u16 win_sz;
  168. u16 seq_next;
  169. u32 hold_q_sz;
  170. struct skb_hold_q *hold_q;
  171. struct sk_buff_head q;
  172. spinlock_t lock;
  173. };
  174. struct rxtid_stats {
  175. u32 num_into_aggr;
  176. u32 num_dups;
  177. u32 num_oow;
  178. u32 num_mpdu;
  179. u32 num_amsdu;
  180. u32 num_delivered;
  181. u32 num_timeouts;
  182. u32 num_hole;
  183. u32 num_bar;
  184. };
  185. struct aggr_info {
  186. u8 aggr_sz;
  187. u8 timer_scheduled;
  188. struct timer_list timer;
  189. struct net_device *dev;
  190. struct rxtid rx_tid[NUM_OF_TIDS];
  191. struct sk_buff_head free_q;
  192. struct rxtid_stats stat[NUM_OF_TIDS];
  193. };
  194. struct ath6kl_wep_key {
  195. u8 key_index;
  196. u8 key_len;
  197. u8 key[64];
  198. };
  199. #define ATH6KL_KEY_SEQ_LEN 8
  200. struct ath6kl_key {
  201. u8 key[WLAN_MAX_KEY_LEN];
  202. u8 key_len;
  203. u8 seq[ATH6KL_KEY_SEQ_LEN];
  204. u8 seq_len;
  205. u32 cipher;
  206. };
  207. struct ath6kl_node_mapping {
  208. u8 mac_addr[ETH_ALEN];
  209. u8 ep_id;
  210. u8 tx_pend;
  211. };
  212. struct ath6kl_cookie {
  213. struct sk_buff *skb;
  214. u32 map_no;
  215. struct htc_packet htc_pkt;
  216. struct ath6kl_cookie *arc_list_next;
  217. };
  218. struct ath6kl_sta {
  219. u16 sta_flags;
  220. u8 mac[ETH_ALEN];
  221. u8 aid;
  222. u8 keymgmt;
  223. u8 ucipher;
  224. u8 auth;
  225. u8 wpa_ie[ATH6KL_MAX_IE];
  226. struct sk_buff_head psq;
  227. spinlock_t psq_lock;
  228. };
  229. struct ath6kl_version {
  230. u32 target_ver;
  231. u32 wlan_ver;
  232. u32 abi_ver;
  233. };
  234. struct ath6kl_bmi {
  235. u32 cmd_credits;
  236. bool done_sent;
  237. u8 *cmd_buf;
  238. u32 max_data_size;
  239. u32 max_cmd_size;
  240. };
  241. struct target_stats {
  242. u64 tx_pkt;
  243. u64 tx_byte;
  244. u64 tx_ucast_pkt;
  245. u64 tx_ucast_byte;
  246. u64 tx_mcast_pkt;
  247. u64 tx_mcast_byte;
  248. u64 tx_bcast_pkt;
  249. u64 tx_bcast_byte;
  250. u64 tx_rts_success_cnt;
  251. u64 tx_pkt_per_ac[4];
  252. u64 tx_err;
  253. u64 tx_fail_cnt;
  254. u64 tx_retry_cnt;
  255. u64 tx_mult_retry_cnt;
  256. u64 tx_rts_fail_cnt;
  257. u64 rx_pkt;
  258. u64 rx_byte;
  259. u64 rx_ucast_pkt;
  260. u64 rx_ucast_byte;
  261. u64 rx_mcast_pkt;
  262. u64 rx_mcast_byte;
  263. u64 rx_bcast_pkt;
  264. u64 rx_bcast_byte;
  265. u64 rx_frgment_pkt;
  266. u64 rx_err;
  267. u64 rx_crc_err;
  268. u64 rx_key_cache_miss;
  269. u64 rx_decrypt_err;
  270. u64 rx_dupl_frame;
  271. u64 tkip_local_mic_fail;
  272. u64 tkip_cnter_measures_invoked;
  273. u64 tkip_replays;
  274. u64 tkip_fmt_err;
  275. u64 ccmp_fmt_err;
  276. u64 ccmp_replays;
  277. u64 pwr_save_fail_cnt;
  278. u64 cs_bmiss_cnt;
  279. u64 cs_low_rssi_cnt;
  280. u64 cs_connect_cnt;
  281. u64 cs_discon_cnt;
  282. s32 tx_ucast_rate;
  283. s32 rx_ucast_rate;
  284. u32 lq_val;
  285. u32 wow_pkt_dropped;
  286. u16 wow_evt_discarded;
  287. s16 noise_floor_calib;
  288. s16 cs_rssi;
  289. s16 cs_ave_beacon_rssi;
  290. u8 cs_ave_beacon_snr;
  291. u8 cs_last_roam_msec;
  292. u8 cs_snr;
  293. u8 wow_host_pkt_wakeups;
  294. u8 wow_host_evt_wakeups;
  295. u32 arp_received;
  296. u32 arp_matched;
  297. u32 arp_replied;
  298. };
  299. struct ath6kl_mbox_info {
  300. u32 htc_addr;
  301. u32 htc_ext_addr;
  302. u32 htc_ext_sz;
  303. u32 block_size;
  304. u32 gmbox_addr;
  305. u32 gmbox_sz;
  306. };
  307. /*
  308. * 802.11i defines an extended IV for use with non-WEP ciphers.
  309. * When the EXTIV bit is set in the key id byte an additional
  310. * 4 bytes immediately follow the IV for TKIP. For CCMP the
  311. * EXTIV bit is likewise set but the 8 bytes represent the
  312. * CCMP header rather than IV+extended-IV.
  313. */
  314. #define ATH6KL_KEYBUF_SIZE 16
  315. #define ATH6KL_MICBUF_SIZE (8+8) /* space for both tx and rx */
  316. #define ATH6KL_KEY_XMIT 0x01
  317. #define ATH6KL_KEY_RECV 0x02
  318. #define ATH6KL_KEY_DEFAULT 0x80 /* default xmit key */
  319. /* Initial group key for AP mode */
  320. struct ath6kl_req_key {
  321. bool valid;
  322. u8 key_index;
  323. int key_type;
  324. u8 key[WLAN_MAX_KEY_LEN];
  325. u8 key_len;
  326. };
  327. enum ath6kl_hif_type {
  328. ATH6KL_HIF_TYPE_SDIO,
  329. ATH6KL_HIF_TYPE_USB,
  330. };
  331. #define MAX_NUM_VIF 1
  332. /* vif flags info */
  333. enum ath6kl_vif_state {
  334. CONNECTED,
  335. CONNECT_PEND,
  336. WMM_ENABLED,
  337. NETQ_STOPPED,
  338. DTIM_EXPIRED,
  339. NETDEV_REGISTERED,
  340. CLEAR_BSSFILTER_ON_BEACON,
  341. DTIM_PERIOD_AVAIL,
  342. WLAN_ENABLED,
  343. STATS_UPDATE_PEND,
  344. };
  345. struct ath6kl_vif {
  346. struct list_head list;
  347. struct wireless_dev wdev;
  348. struct net_device *ndev;
  349. struct ath6kl *ar;
  350. /* Lock to protect vif specific net_stats and flags */
  351. spinlock_t if_lock;
  352. u8 fw_vif_idx;
  353. unsigned long flags;
  354. int ssid_len;
  355. u8 ssid[IEEE80211_MAX_SSID_LEN];
  356. u8 dot11_auth_mode;
  357. u8 auth_mode;
  358. u8 prwise_crypto;
  359. u8 prwise_crypto_len;
  360. u8 grp_crypto;
  361. u8 grp_crypto_len;
  362. u8 def_txkey_index;
  363. u8 next_mode;
  364. u8 nw_type;
  365. u8 bssid[ETH_ALEN];
  366. u8 req_bssid[ETH_ALEN];
  367. u16 ch_hint;
  368. u16 bss_ch;
  369. struct ath6kl_wep_key wep_key_list[WMI_MAX_KEY_INDEX + 1];
  370. struct ath6kl_key keys[WMI_MAX_KEY_INDEX + 1];
  371. struct aggr_info *aggr_cntxt;
  372. struct timer_list disconnect_timer;
  373. struct cfg80211_scan_request *scan_req;
  374. enum sme_state sme_state;
  375. int reconnect_flag;
  376. u32 last_roc_id;
  377. u32 last_cancel_roc_id;
  378. u32 send_action_id;
  379. bool probe_req_report;
  380. u16 next_chan;
  381. u16 assoc_bss_beacon_int;
  382. u8 assoc_bss_dtim_period;
  383. struct net_device_stats net_stats;
  384. struct target_stats target_stats;
  385. };
  386. #define WOW_LIST_ID 0
  387. #define WOW_HOST_REQ_DELAY 500 /* ms */
  388. /* Flag info */
  389. enum ath6kl_dev_state {
  390. WMI_ENABLED,
  391. WMI_READY,
  392. WMI_CTRL_EP_FULL,
  393. TESTMODE,
  394. DESTROY_IN_PROGRESS,
  395. SKIP_SCAN,
  396. ROAM_TBL_PEND,
  397. FIRST_BOOT,
  398. };
  399. enum ath6kl_state {
  400. ATH6KL_STATE_OFF,
  401. ATH6KL_STATE_ON,
  402. ATH6KL_STATE_DEEPSLEEP,
  403. ATH6KL_STATE_CUTPOWER,
  404. ATH6KL_STATE_WOW,
  405. };
  406. struct ath6kl {
  407. struct device *dev;
  408. struct wiphy *wiphy;
  409. enum ath6kl_state state;
  410. struct ath6kl_bmi bmi;
  411. const struct ath6kl_hif_ops *hif_ops;
  412. struct wmi *wmi;
  413. int tx_pending[ENDPOINT_MAX];
  414. int total_tx_data_pend;
  415. struct htc_target *htc_target;
  416. enum ath6kl_hif_type hif_type;
  417. void *hif_priv;
  418. struct list_head vif_list;
  419. /* Lock to avoid race in vif_list entries among add/del/traverse */
  420. spinlock_t list_lock;
  421. u8 num_vif;
  422. u8 max_norm_iface;
  423. u8 avail_idx_map;
  424. spinlock_t lock;
  425. struct semaphore sem;
  426. u16 listen_intvl_b;
  427. u16 listen_intvl_t;
  428. u8 lrssi_roam_threshold;
  429. struct ath6kl_version version;
  430. u32 target_type;
  431. u8 tx_pwr;
  432. struct ath6kl_node_mapping node_map[MAX_NODE_NUM];
  433. u8 ibss_ps_enable;
  434. bool ibss_if_active;
  435. u8 node_num;
  436. u8 next_ep_id;
  437. struct ath6kl_cookie *cookie_list;
  438. u32 cookie_count;
  439. enum htc_endpoint_id ac2ep_map[WMM_NUM_AC];
  440. bool ac_stream_active[WMM_NUM_AC];
  441. u8 ac_stream_pri_map[WMM_NUM_AC];
  442. u8 hiac_stream_active_pri;
  443. u8 ep2ac_map[ENDPOINT_MAX];
  444. enum htc_endpoint_id ctrl_ep;
  445. struct ath6kl_htc_credit_info credit_state_info;
  446. u32 connect_ctrl_flags;
  447. u32 user_key_ctrl;
  448. u8 usr_bss_filter;
  449. struct ath6kl_sta sta_list[AP_MAX_NUM_STA];
  450. u8 sta_list_index;
  451. struct ath6kl_req_key ap_mode_bkey;
  452. struct sk_buff_head mcastpsq;
  453. spinlock_t mcastpsq_lock;
  454. u8 intra_bss;
  455. struct wmi_ap_mode_stat ap_stats;
  456. u8 ap_country_code[3];
  457. struct list_head amsdu_rx_buffer_queue;
  458. u8 rx_meta_ver;
  459. enum wlan_low_pwr_state wlan_pwr_state;
  460. struct wmi_scan_params_cmd sc_params;
  461. u8 mac_addr[ETH_ALEN];
  462. #define AR_MCAST_FILTER_MAC_ADDR_SIZE 4
  463. struct {
  464. void *rx_report;
  465. size_t rx_report_len;
  466. } tm;
  467. struct ath6kl_hw {
  468. u32 id;
  469. u32 dataset_patch_addr;
  470. u32 app_load_addr;
  471. u32 app_start_override_addr;
  472. u32 board_ext_data_addr;
  473. u32 reserved_ram_size;
  474. u32 board_addr;
  475. } hw;
  476. u16 conf_flags;
  477. wait_queue_head_t event_wq;
  478. struct ath6kl_mbox_info mbox_info;
  479. struct ath6kl_cookie cookie_mem[MAX_COOKIE_NUM];
  480. unsigned long flag;
  481. u8 *fw_board;
  482. size_t fw_board_len;
  483. u8 *fw_otp;
  484. size_t fw_otp_len;
  485. u8 *fw;
  486. size_t fw_len;
  487. u8 *fw_patch;
  488. size_t fw_patch_len;
  489. unsigned long fw_capabilities[ATH6KL_CAPABILITY_LEN];
  490. struct workqueue_struct *ath6kl_wq;
  491. struct dentry *debugfs_phy;
  492. bool p2p;
  493. #ifdef CONFIG_ATH6KL_DEBUG
  494. struct {
  495. struct circ_buf fwlog_buf;
  496. spinlock_t fwlog_lock;
  497. void *fwlog_tmp;
  498. u32 fwlog_mask;
  499. unsigned int dbgfs_diag_reg;
  500. u32 diag_reg_addr_wr;
  501. u32 diag_reg_val_wr;
  502. struct {
  503. unsigned int invalid_rate;
  504. } war_stats;
  505. u8 *roam_tbl;
  506. unsigned int roam_tbl_len;
  507. u8 keepalive;
  508. u8 disc_timeout;
  509. } debug;
  510. #endif /* CONFIG_ATH6KL_DEBUG */
  511. };
  512. static inline void *ath6kl_priv(struct net_device *dev)
  513. {
  514. return ((struct ath6kl_vif *) netdev_priv(dev))->ar;
  515. }
  516. static inline u32 ath6kl_get_hi_item_addr(struct ath6kl *ar,
  517. u32 item_offset)
  518. {
  519. u32 addr = 0;
  520. if (ar->target_type == TARGET_TYPE_AR6003)
  521. addr = ATH6KL_AR6003_HI_START_ADDR + item_offset;
  522. else if (ar->target_type == TARGET_TYPE_AR6004)
  523. addr = ATH6KL_AR6004_HI_START_ADDR + item_offset;
  524. return addr;
  525. }
  526. int ath6kl_configure_target(struct ath6kl *ar);
  527. void ath6kl_detect_error(unsigned long ptr);
  528. void disconnect_timer_handler(unsigned long ptr);
  529. void init_netdev(struct net_device *dev);
  530. void ath6kl_cookie_init(struct ath6kl *ar);
  531. void ath6kl_cookie_cleanup(struct ath6kl *ar);
  532. void ath6kl_rx(struct htc_target *target, struct htc_packet *packet);
  533. void ath6kl_tx_complete(void *context, struct list_head *packet_queue);
  534. enum htc_send_full_action ath6kl_tx_queue_full(struct htc_target *target,
  535. struct htc_packet *packet);
  536. void ath6kl_stop_txrx(struct ath6kl *ar);
  537. void ath6kl_cleanup_amsdu_rxbufs(struct ath6kl *ar);
  538. int ath6kl_diag_write32(struct ath6kl *ar, u32 address, __le32 value);
  539. int ath6kl_diag_write(struct ath6kl *ar, u32 address, void *data, u32 length);
  540. int ath6kl_diag_read32(struct ath6kl *ar, u32 address, u32 *value);
  541. int ath6kl_diag_read(struct ath6kl *ar, u32 address, void *data, u32 length);
  542. int ath6kl_read_fwlogs(struct ath6kl *ar);
  543. void ath6kl_init_profile_info(struct ath6kl_vif *vif);
  544. void ath6kl_tx_data_cleanup(struct ath6kl *ar);
  545. struct ath6kl_cookie *ath6kl_alloc_cookie(struct ath6kl *ar);
  546. void ath6kl_free_cookie(struct ath6kl *ar, struct ath6kl_cookie *cookie);
  547. int ath6kl_data_tx(struct sk_buff *skb, struct net_device *dev);
  548. struct aggr_info *aggr_init(struct net_device *dev);
  549. void ath6kl_rx_refill(struct htc_target *target,
  550. enum htc_endpoint_id endpoint);
  551. void ath6kl_refill_amsdu_rxbufs(struct ath6kl *ar, int count);
  552. struct htc_packet *ath6kl_alloc_amsdu_rxbuf(struct htc_target *target,
  553. enum htc_endpoint_id endpoint,
  554. int len);
  555. void aggr_module_destroy(struct aggr_info *aggr_info);
  556. void aggr_reset_state(struct aggr_info *aggr_info);
  557. struct ath6kl_sta *ath6kl_find_sta(struct ath6kl_vif *vif, u8 * node_addr);
  558. struct ath6kl_sta *ath6kl_find_sta_by_aid(struct ath6kl *ar, u8 aid);
  559. void ath6kl_ready_event(void *devt, u8 * datap, u32 sw_ver, u32 abi_ver);
  560. int ath6kl_control_tx(void *devt, struct sk_buff *skb,
  561. enum htc_endpoint_id eid);
  562. void ath6kl_connect_event(struct ath6kl_vif *vif, u16 channel,
  563. u8 *bssid, u16 listen_int,
  564. u16 beacon_int, enum network_type net_type,
  565. u8 beacon_ie_len, u8 assoc_req_len,
  566. u8 assoc_resp_len, u8 *assoc_info);
  567. void ath6kl_connect_ap_mode_bss(struct ath6kl_vif *vif, u16 channel);
  568. void ath6kl_connect_ap_mode_sta(struct ath6kl_vif *vif, u16 aid, u8 *mac_addr,
  569. u8 keymgmt, u8 ucipher, u8 auth,
  570. u8 assoc_req_len, u8 *assoc_info);
  571. void ath6kl_disconnect_event(struct ath6kl_vif *vif, u8 reason,
  572. u8 *bssid, u8 assoc_resp_len,
  573. u8 *assoc_info, u16 prot_reason_status);
  574. void ath6kl_tkip_micerr_event(struct ath6kl_vif *vif, u8 keyid, bool ismcast);
  575. void ath6kl_txpwr_rx_evt(void *devt, u8 tx_pwr);
  576. void ath6kl_scan_complete_evt(struct ath6kl_vif *vif, int status);
  577. void ath6kl_tgt_stats_event(struct ath6kl_vif *vif, u8 *ptr, u32 len);
  578. void ath6kl_indicate_tx_activity(void *devt, u8 traffic_class, bool active);
  579. enum htc_endpoint_id ath6kl_ac2_endpoint_id(void *devt, u8 ac);
  580. void ath6kl_pspoll_event(struct ath6kl_vif *vif, u8 aid);
  581. void ath6kl_dtimexpiry_event(struct ath6kl_vif *vif);
  582. void ath6kl_disconnect(struct ath6kl_vif *vif);
  583. void aggr_recv_delba_req_evt(struct ath6kl_vif *vif, u8 tid);
  584. void aggr_recv_addba_req_evt(struct ath6kl_vif *vif, u8 tid, u16 seq_no,
  585. u8 win_sz);
  586. void ath6kl_wakeup_event(void *dev);
  587. void ath6kl_reset_device(struct ath6kl *ar, u32 target_type,
  588. bool wait_fot_compltn, bool cold_reset);
  589. void ath6kl_init_control_info(struct ath6kl_vif *vif);
  590. void ath6kl_deinit_if_data(struct ath6kl_vif *vif);
  591. void ath6kl_core_free(struct ath6kl *ar);
  592. struct ath6kl_vif *ath6kl_vif_first(struct ath6kl *ar);
  593. void ath6kl_cleanup_vif(struct ath6kl_vif *vif, bool wmi_ready);
  594. int ath6kl_init_hw_start(struct ath6kl *ar);
  595. int ath6kl_init_hw_stop(struct ath6kl *ar);
  596. void ath6kl_check_wow_status(struct ath6kl *ar);
  597. #endif /* CORE_H */