twl4030.c 69 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279
  1. /*
  2. * ALSA SoC TWL4030 codec driver
  3. *
  4. * Author: Steve Sakoman, <steve@sakoman.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 as published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  13. * General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  18. * 02110-1301 USA
  19. *
  20. */
  21. #include <linux/module.h>
  22. #include <linux/moduleparam.h>
  23. #include <linux/init.h>
  24. #include <linux/delay.h>
  25. #include <linux/pm.h>
  26. #include <linux/i2c.h>
  27. #include <linux/platform_device.h>
  28. #include <linux/i2c/twl.h>
  29. #include <sound/core.h>
  30. #include <sound/pcm.h>
  31. #include <sound/pcm_params.h>
  32. #include <sound/soc.h>
  33. #include <sound/soc-dapm.h>
  34. #include <sound/initval.h>
  35. #include <sound/tlv.h>
  36. #include "twl4030.h"
  37. /*
  38. * twl4030 register cache & default register settings
  39. */
  40. static const u8 twl4030_reg[TWL4030_CACHEREGNUM] = {
  41. 0x00, /* this register not used */
  42. 0x91, /* REG_CODEC_MODE (0x1) */
  43. 0xc3, /* REG_OPTION (0x2) */
  44. 0x00, /* REG_UNKNOWN (0x3) */
  45. 0x00, /* REG_MICBIAS_CTL (0x4) */
  46. 0x20, /* REG_ANAMICL (0x5) */
  47. 0x00, /* REG_ANAMICR (0x6) */
  48. 0x00, /* REG_AVADC_CTL (0x7) */
  49. 0x00, /* REG_ADCMICSEL (0x8) */
  50. 0x00, /* REG_DIGMIXING (0x9) */
  51. 0x0c, /* REG_ATXL1PGA (0xA) */
  52. 0x0c, /* REG_ATXR1PGA (0xB) */
  53. 0x00, /* REG_AVTXL2PGA (0xC) */
  54. 0x00, /* REG_AVTXR2PGA (0xD) */
  55. 0x01, /* REG_AUDIO_IF (0xE) */
  56. 0x00, /* REG_VOICE_IF (0xF) */
  57. 0x00, /* REG_ARXR1PGA (0x10) */
  58. 0x00, /* REG_ARXL1PGA (0x11) */
  59. 0x6c, /* REG_ARXR2PGA (0x12) */
  60. 0x6c, /* REG_ARXL2PGA (0x13) */
  61. 0x00, /* REG_VRXPGA (0x14) */
  62. 0x00, /* REG_VSTPGA (0x15) */
  63. 0x00, /* REG_VRX2ARXPGA (0x16) */
  64. 0x0c, /* REG_AVDAC_CTL (0x17) */
  65. 0x00, /* REG_ARX2VTXPGA (0x18) */
  66. 0x00, /* REG_ARXL1_APGA_CTL (0x19) */
  67. 0x00, /* REG_ARXR1_APGA_CTL (0x1A) */
  68. 0x4b, /* REG_ARXL2_APGA_CTL (0x1B) */
  69. 0x4b, /* REG_ARXR2_APGA_CTL (0x1C) */
  70. 0x00, /* REG_ATX2ARXPGA (0x1D) */
  71. 0x00, /* REG_BT_IF (0x1E) */
  72. 0x00, /* REG_BTPGA (0x1F) */
  73. 0x00, /* REG_BTSTPGA (0x20) */
  74. 0x00, /* REG_EAR_CTL (0x21) */
  75. 0x24, /* REG_HS_SEL (0x22) */
  76. 0x0a, /* REG_HS_GAIN_SET (0x23) */
  77. 0x00, /* REG_HS_POPN_SET (0x24) */
  78. 0x00, /* REG_PREDL_CTL (0x25) */
  79. 0x00, /* REG_PREDR_CTL (0x26) */
  80. 0x00, /* REG_PRECKL_CTL (0x27) */
  81. 0x00, /* REG_PRECKR_CTL (0x28) */
  82. 0x00, /* REG_HFL_CTL (0x29) */
  83. 0x00, /* REG_HFR_CTL (0x2A) */
  84. 0x00, /* REG_ALC_CTL (0x2B) */
  85. 0x00, /* REG_ALC_SET1 (0x2C) */
  86. 0x00, /* REG_ALC_SET2 (0x2D) */
  87. 0x00, /* REG_BOOST_CTL (0x2E) */
  88. 0x00, /* REG_SOFTVOL_CTL (0x2F) */
  89. 0x00, /* REG_DTMF_FREQSEL (0x30) */
  90. 0x00, /* REG_DTMF_TONEXT1H (0x31) */
  91. 0x00, /* REG_DTMF_TONEXT1L (0x32) */
  92. 0x00, /* REG_DTMF_TONEXT2H (0x33) */
  93. 0x00, /* REG_DTMF_TONEXT2L (0x34) */
  94. 0x00, /* REG_DTMF_TONOFF (0x35) */
  95. 0x00, /* REG_DTMF_WANONOFF (0x36) */
  96. 0x00, /* REG_I2S_RX_SCRAMBLE_H (0x37) */
  97. 0x00, /* REG_I2S_RX_SCRAMBLE_M (0x38) */
  98. 0x00, /* REG_I2S_RX_SCRAMBLE_L (0x39) */
  99. 0x16, /* REG_APLL_CTL (0x3A) */
  100. 0x00, /* REG_DTMF_CTL (0x3B) */
  101. 0x00, /* REG_DTMF_PGA_CTL2 (0x3C) */
  102. 0x00, /* REG_DTMF_PGA_CTL1 (0x3D) */
  103. 0x00, /* REG_MISC_SET_1 (0x3E) */
  104. 0x00, /* REG_PCMBTMUX (0x3F) */
  105. 0x00, /* not used (0x40) */
  106. 0x00, /* not used (0x41) */
  107. 0x00, /* not used (0x42) */
  108. 0x00, /* REG_RX_PATH_SEL (0x43) */
  109. 0x00, /* REG_VDL_APGA_CTL (0x44) */
  110. 0x00, /* REG_VIBRA_CTL (0x45) */
  111. 0x00, /* REG_VIBRA_SET (0x46) */
  112. 0x00, /* REG_VIBRA_PWM_SET (0x47) */
  113. 0x00, /* REG_ANAMIC_GAIN (0x48) */
  114. 0x00, /* REG_MISC_SET_2 (0x49) */
  115. 0x00, /* REG_SW_SHADOW (0x4A) - Shadow, non HW register */
  116. };
  117. /* codec private data */
  118. struct twl4030_priv {
  119. struct snd_soc_codec codec;
  120. unsigned int codec_powered;
  121. unsigned int apll_enabled;
  122. struct snd_pcm_substream *master_substream;
  123. struct snd_pcm_substream *slave_substream;
  124. unsigned int configured;
  125. unsigned int rate;
  126. unsigned int sample_bits;
  127. unsigned int channels;
  128. unsigned int sysclk;
  129. /* Headset output state handling */
  130. unsigned int hsl_enabled;
  131. unsigned int hsr_enabled;
  132. };
  133. /*
  134. * read twl4030 register cache
  135. */
  136. static inline unsigned int twl4030_read_reg_cache(struct snd_soc_codec *codec,
  137. unsigned int reg)
  138. {
  139. u8 *cache = codec->reg_cache;
  140. if (reg >= TWL4030_CACHEREGNUM)
  141. return -EIO;
  142. return cache[reg];
  143. }
  144. /*
  145. * write twl4030 register cache
  146. */
  147. static inline void twl4030_write_reg_cache(struct snd_soc_codec *codec,
  148. u8 reg, u8 value)
  149. {
  150. u8 *cache = codec->reg_cache;
  151. if (reg >= TWL4030_CACHEREGNUM)
  152. return;
  153. cache[reg] = value;
  154. }
  155. /*
  156. * write to the twl4030 register space
  157. */
  158. static int twl4030_write(struct snd_soc_codec *codec,
  159. unsigned int reg, unsigned int value)
  160. {
  161. twl4030_write_reg_cache(codec, reg, value);
  162. if (likely(reg < TWL4030_REG_SW_SHADOW))
  163. return twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, value,
  164. reg);
  165. else
  166. return 0;
  167. }
  168. static void twl4030_codec_enable(struct snd_soc_codec *codec, int enable)
  169. {
  170. struct twl4030_priv *twl4030 = codec->private_data;
  171. int mode;
  172. if (enable == twl4030->codec_powered)
  173. return;
  174. if (enable)
  175. mode = twl4030_codec_enable_resource(TWL4030_CODEC_RES_POWER);
  176. else
  177. mode = twl4030_codec_disable_resource(TWL4030_CODEC_RES_POWER);
  178. if (mode >= 0) {
  179. twl4030_write_reg_cache(codec, TWL4030_REG_CODEC_MODE, mode);
  180. twl4030->codec_powered = enable;
  181. }
  182. /* REVISIT: this delay is present in TI sample drivers */
  183. /* but there seems to be no TRM requirement for it */
  184. udelay(10);
  185. }
  186. static void twl4030_init_chip(struct snd_soc_codec *codec)
  187. {
  188. u8 *cache = codec->reg_cache;
  189. int i;
  190. /* clear CODECPDZ prior to setting register defaults */
  191. twl4030_codec_enable(codec, 0);
  192. /* set all audio section registers to reasonable defaults */
  193. for (i = TWL4030_REG_OPTION; i <= TWL4030_REG_MISC_SET_2; i++)
  194. if (i != TWL4030_REG_APLL_CTL)
  195. twl4030_write(codec, i, cache[i]);
  196. }
  197. static void twl4030_apll_enable(struct snd_soc_codec *codec, int enable)
  198. {
  199. struct twl4030_priv *twl4030 = codec->private_data;
  200. int status;
  201. if (enable == twl4030->apll_enabled)
  202. return;
  203. if (enable)
  204. /* Enable PLL */
  205. status = twl4030_codec_enable_resource(TWL4030_CODEC_RES_APLL);
  206. else
  207. /* Disable PLL */
  208. status = twl4030_codec_disable_resource(TWL4030_CODEC_RES_APLL);
  209. if (status >= 0)
  210. twl4030_write_reg_cache(codec, TWL4030_REG_APLL_CTL, status);
  211. twl4030->apll_enabled = enable;
  212. }
  213. static void twl4030_power_up(struct snd_soc_codec *codec)
  214. {
  215. struct twl4030_priv *twl4030 = codec->private_data;
  216. u8 anamicl, regmisc1, byte;
  217. int i = 0;
  218. if (twl4030->codec_powered)
  219. return;
  220. /* set CODECPDZ to turn on codec */
  221. twl4030_codec_enable(codec, 1);
  222. /* initiate offset cancellation */
  223. anamicl = twl4030_read_reg_cache(codec, TWL4030_REG_ANAMICL);
  224. twl4030_write(codec, TWL4030_REG_ANAMICL,
  225. anamicl | TWL4030_CNCL_OFFSET_START);
  226. /* wait for offset cancellation to complete */
  227. do {
  228. /* this takes a little while, so don't slam i2c */
  229. udelay(2000);
  230. twl_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &byte,
  231. TWL4030_REG_ANAMICL);
  232. } while ((i++ < 100) &&
  233. ((byte & TWL4030_CNCL_OFFSET_START) ==
  234. TWL4030_CNCL_OFFSET_START));
  235. /* Make sure that the reg_cache has the same value as the HW */
  236. twl4030_write_reg_cache(codec, TWL4030_REG_ANAMICL, byte);
  237. /* anti-pop when changing analog gain */
  238. regmisc1 = twl4030_read_reg_cache(codec, TWL4030_REG_MISC_SET_1);
  239. twl4030_write(codec, TWL4030_REG_MISC_SET_1,
  240. regmisc1 | TWL4030_SMOOTH_ANAVOL_EN);
  241. /* toggle CODECPDZ as per TRM */
  242. twl4030_codec_enable(codec, 0);
  243. twl4030_codec_enable(codec, 1);
  244. }
  245. /*
  246. * Unconditional power down
  247. */
  248. static void twl4030_power_down(struct snd_soc_codec *codec)
  249. {
  250. /* power down */
  251. twl4030_codec_enable(codec, 0);
  252. }
  253. /* Earpiece */
  254. static const struct snd_kcontrol_new twl4030_dapm_earpiece_controls[] = {
  255. SOC_DAPM_SINGLE("Voice", TWL4030_REG_EAR_CTL, 0, 1, 0),
  256. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_EAR_CTL, 1, 1, 0),
  257. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_EAR_CTL, 2, 1, 0),
  258. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_EAR_CTL, 3, 1, 0),
  259. };
  260. /* PreDrive Left */
  261. static const struct snd_kcontrol_new twl4030_dapm_predrivel_controls[] = {
  262. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDL_CTL, 0, 1, 0),
  263. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PREDL_CTL, 1, 1, 0),
  264. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDL_CTL, 2, 1, 0),
  265. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDL_CTL, 3, 1, 0),
  266. };
  267. /* PreDrive Right */
  268. static const struct snd_kcontrol_new twl4030_dapm_predriver_controls[] = {
  269. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PREDR_CTL, 0, 1, 0),
  270. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PREDR_CTL, 1, 1, 0),
  271. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PREDR_CTL, 2, 1, 0),
  272. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PREDR_CTL, 3, 1, 0),
  273. };
  274. /* Headset Left */
  275. static const struct snd_kcontrol_new twl4030_dapm_hsol_controls[] = {
  276. SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 0, 1, 0),
  277. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_HS_SEL, 1, 1, 0),
  278. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_HS_SEL, 2, 1, 0),
  279. };
  280. /* Headset Right */
  281. static const struct snd_kcontrol_new twl4030_dapm_hsor_controls[] = {
  282. SOC_DAPM_SINGLE("Voice", TWL4030_REG_HS_SEL, 3, 1, 0),
  283. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_HS_SEL, 4, 1, 0),
  284. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_HS_SEL, 5, 1, 0),
  285. };
  286. /* Carkit Left */
  287. static const struct snd_kcontrol_new twl4030_dapm_carkitl_controls[] = {
  288. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKL_CTL, 0, 1, 0),
  289. SOC_DAPM_SINGLE("AudioL1", TWL4030_REG_PRECKL_CTL, 1, 1, 0),
  290. SOC_DAPM_SINGLE("AudioL2", TWL4030_REG_PRECKL_CTL, 2, 1, 0),
  291. };
  292. /* Carkit Right */
  293. static const struct snd_kcontrol_new twl4030_dapm_carkitr_controls[] = {
  294. SOC_DAPM_SINGLE("Voice", TWL4030_REG_PRECKR_CTL, 0, 1, 0),
  295. SOC_DAPM_SINGLE("AudioR1", TWL4030_REG_PRECKR_CTL, 1, 1, 0),
  296. SOC_DAPM_SINGLE("AudioR2", TWL4030_REG_PRECKR_CTL, 2, 1, 0),
  297. };
  298. /* Handsfree Left */
  299. static const char *twl4030_handsfreel_texts[] =
  300. {"Voice", "AudioL1", "AudioL2", "AudioR2"};
  301. static const struct soc_enum twl4030_handsfreel_enum =
  302. SOC_ENUM_SINGLE(TWL4030_REG_HFL_CTL, 0,
  303. ARRAY_SIZE(twl4030_handsfreel_texts),
  304. twl4030_handsfreel_texts);
  305. static const struct snd_kcontrol_new twl4030_dapm_handsfreel_control =
  306. SOC_DAPM_ENUM("Route", twl4030_handsfreel_enum);
  307. /* Handsfree Left virtual mute */
  308. static const struct snd_kcontrol_new twl4030_dapm_handsfreelmute_control =
  309. SOC_DAPM_SINGLE("Switch", TWL4030_REG_SW_SHADOW, 0, 1, 0);
  310. /* Handsfree Right */
  311. static const char *twl4030_handsfreer_texts[] =
  312. {"Voice", "AudioR1", "AudioR2", "AudioL2"};
  313. static const struct soc_enum twl4030_handsfreer_enum =
  314. SOC_ENUM_SINGLE(TWL4030_REG_HFR_CTL, 0,
  315. ARRAY_SIZE(twl4030_handsfreer_texts),
  316. twl4030_handsfreer_texts);
  317. static const struct snd_kcontrol_new twl4030_dapm_handsfreer_control =
  318. SOC_DAPM_ENUM("Route", twl4030_handsfreer_enum);
  319. /* Handsfree Right virtual mute */
  320. static const struct snd_kcontrol_new twl4030_dapm_handsfreermute_control =
  321. SOC_DAPM_SINGLE("Switch", TWL4030_REG_SW_SHADOW, 1, 1, 0);
  322. /* Vibra */
  323. /* Vibra audio path selection */
  324. static const char *twl4030_vibra_texts[] =
  325. {"AudioL1", "AudioR1", "AudioL2", "AudioR2"};
  326. static const struct soc_enum twl4030_vibra_enum =
  327. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 2,
  328. ARRAY_SIZE(twl4030_vibra_texts),
  329. twl4030_vibra_texts);
  330. static const struct snd_kcontrol_new twl4030_dapm_vibra_control =
  331. SOC_DAPM_ENUM("Route", twl4030_vibra_enum);
  332. /* Vibra path selection: local vibrator (PWM) or audio driven */
  333. static const char *twl4030_vibrapath_texts[] =
  334. {"Local vibrator", "Audio"};
  335. static const struct soc_enum twl4030_vibrapath_enum =
  336. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 4,
  337. ARRAY_SIZE(twl4030_vibrapath_texts),
  338. twl4030_vibrapath_texts);
  339. static const struct snd_kcontrol_new twl4030_dapm_vibrapath_control =
  340. SOC_DAPM_ENUM("Route", twl4030_vibrapath_enum);
  341. /* Left analog microphone selection */
  342. static const struct snd_kcontrol_new twl4030_dapm_analoglmic_controls[] = {
  343. SOC_DAPM_SINGLE("Main Mic Capture Switch",
  344. TWL4030_REG_ANAMICL, 0, 1, 0),
  345. SOC_DAPM_SINGLE("Headset Mic Capture Switch",
  346. TWL4030_REG_ANAMICL, 1, 1, 0),
  347. SOC_DAPM_SINGLE("AUXL Capture Switch",
  348. TWL4030_REG_ANAMICL, 2, 1, 0),
  349. SOC_DAPM_SINGLE("Carkit Mic Capture Switch",
  350. TWL4030_REG_ANAMICL, 3, 1, 0),
  351. };
  352. /* Right analog microphone selection */
  353. static const struct snd_kcontrol_new twl4030_dapm_analogrmic_controls[] = {
  354. SOC_DAPM_SINGLE("Sub Mic Capture Switch", TWL4030_REG_ANAMICR, 0, 1, 0),
  355. SOC_DAPM_SINGLE("AUXR Capture Switch", TWL4030_REG_ANAMICR, 2, 1, 0),
  356. };
  357. /* TX1 L/R Analog/Digital microphone selection */
  358. static const char *twl4030_micpathtx1_texts[] =
  359. {"Analog", "Digimic0"};
  360. static const struct soc_enum twl4030_micpathtx1_enum =
  361. SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 0,
  362. ARRAY_SIZE(twl4030_micpathtx1_texts),
  363. twl4030_micpathtx1_texts);
  364. static const struct snd_kcontrol_new twl4030_dapm_micpathtx1_control =
  365. SOC_DAPM_ENUM("Route", twl4030_micpathtx1_enum);
  366. /* TX2 L/R Analog/Digital microphone selection */
  367. static const char *twl4030_micpathtx2_texts[] =
  368. {"Analog", "Digimic1"};
  369. static const struct soc_enum twl4030_micpathtx2_enum =
  370. SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 2,
  371. ARRAY_SIZE(twl4030_micpathtx2_texts),
  372. twl4030_micpathtx2_texts);
  373. static const struct snd_kcontrol_new twl4030_dapm_micpathtx2_control =
  374. SOC_DAPM_ENUM("Route", twl4030_micpathtx2_enum);
  375. /* Analog bypass for AudioR1 */
  376. static const struct snd_kcontrol_new twl4030_dapm_abypassr1_control =
  377. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR1_APGA_CTL, 2, 1, 0);
  378. /* Analog bypass for AudioL1 */
  379. static const struct snd_kcontrol_new twl4030_dapm_abypassl1_control =
  380. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL1_APGA_CTL, 2, 1, 0);
  381. /* Analog bypass for AudioR2 */
  382. static const struct snd_kcontrol_new twl4030_dapm_abypassr2_control =
  383. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR2_APGA_CTL, 2, 1, 0);
  384. /* Analog bypass for AudioL2 */
  385. static const struct snd_kcontrol_new twl4030_dapm_abypassl2_control =
  386. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL2_APGA_CTL, 2, 1, 0);
  387. /* Analog bypass for Voice */
  388. static const struct snd_kcontrol_new twl4030_dapm_abypassv_control =
  389. SOC_DAPM_SINGLE("Switch", TWL4030_REG_VDL_APGA_CTL, 2, 1, 0);
  390. /* Digital bypass gain, 0 mutes the bypass */
  391. static const unsigned int twl4030_dapm_dbypass_tlv[] = {
  392. TLV_DB_RANGE_HEAD(2),
  393. 0, 3, TLV_DB_SCALE_ITEM(-2400, 0, 1),
  394. 4, 7, TLV_DB_SCALE_ITEM(-1800, 600, 0),
  395. };
  396. /* Digital bypass left (TX1L -> RX2L) */
  397. static const struct snd_kcontrol_new twl4030_dapm_dbypassl_control =
  398. SOC_DAPM_SINGLE_TLV("Volume",
  399. TWL4030_REG_ATX2ARXPGA, 3, 7, 0,
  400. twl4030_dapm_dbypass_tlv);
  401. /* Digital bypass right (TX1R -> RX2R) */
  402. static const struct snd_kcontrol_new twl4030_dapm_dbypassr_control =
  403. SOC_DAPM_SINGLE_TLV("Volume",
  404. TWL4030_REG_ATX2ARXPGA, 0, 7, 0,
  405. twl4030_dapm_dbypass_tlv);
  406. /*
  407. * Voice Sidetone GAIN volume control:
  408. * from -51 to -10 dB in 1 dB steps (mute instead of -51 dB)
  409. */
  410. static DECLARE_TLV_DB_SCALE(twl4030_dapm_dbypassv_tlv, -5100, 100, 1);
  411. /* Digital bypass voice: sidetone (VUL -> VDL)*/
  412. static const struct snd_kcontrol_new twl4030_dapm_dbypassv_control =
  413. SOC_DAPM_SINGLE_TLV("Volume",
  414. TWL4030_REG_VSTPGA, 0, 0x29, 0,
  415. twl4030_dapm_dbypassv_tlv);
  416. static int micpath_event(struct snd_soc_dapm_widget *w,
  417. struct snd_kcontrol *kcontrol, int event)
  418. {
  419. struct soc_enum *e = (struct soc_enum *)w->kcontrols->private_value;
  420. unsigned char adcmicsel, micbias_ctl;
  421. adcmicsel = twl4030_read_reg_cache(w->codec, TWL4030_REG_ADCMICSEL);
  422. micbias_ctl = twl4030_read_reg_cache(w->codec, TWL4030_REG_MICBIAS_CTL);
  423. /* Prepare the bits for the given TX path:
  424. * shift_l == 0: TX1 microphone path
  425. * shift_l == 2: TX2 microphone path */
  426. if (e->shift_l) {
  427. /* TX2 microphone path */
  428. if (adcmicsel & TWL4030_TX2IN_SEL)
  429. micbias_ctl |= TWL4030_MICBIAS2_CTL; /* digimic */
  430. else
  431. micbias_ctl &= ~TWL4030_MICBIAS2_CTL;
  432. } else {
  433. /* TX1 microphone path */
  434. if (adcmicsel & TWL4030_TX1IN_SEL)
  435. micbias_ctl |= TWL4030_MICBIAS1_CTL; /* digimic */
  436. else
  437. micbias_ctl &= ~TWL4030_MICBIAS1_CTL;
  438. }
  439. twl4030_write(w->codec, TWL4030_REG_MICBIAS_CTL, micbias_ctl);
  440. return 0;
  441. }
  442. /*
  443. * Output PGA builder:
  444. * Handle the muting and unmuting of the given output (turning off the
  445. * amplifier associated with the output pin)
  446. * On mute bypass the reg_cache and mute the volume
  447. * On unmute: restore the register content
  448. * Outputs handled in this way: Earpiece, PreDrivL/R, CarkitL/R
  449. */
  450. #define TWL4030_OUTPUT_PGA(pin_name, reg, mask) \
  451. static int pin_name##pga_event(struct snd_soc_dapm_widget *w, \
  452. struct snd_kcontrol *kcontrol, int event) \
  453. { \
  454. u8 reg_val; \
  455. \
  456. switch (event) { \
  457. case SND_SOC_DAPM_POST_PMU: \
  458. twl4030_write(w->codec, reg, \
  459. twl4030_read_reg_cache(w->codec, reg)); \
  460. break; \
  461. case SND_SOC_DAPM_POST_PMD: \
  462. reg_val = twl4030_read_reg_cache(w->codec, reg); \
  463. twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, \
  464. reg_val & (~mask), \
  465. reg); \
  466. break; \
  467. } \
  468. return 0; \
  469. }
  470. TWL4030_OUTPUT_PGA(earpiece, TWL4030_REG_EAR_CTL, TWL4030_EAR_GAIN);
  471. TWL4030_OUTPUT_PGA(predrivel, TWL4030_REG_PREDL_CTL, TWL4030_PREDL_GAIN);
  472. TWL4030_OUTPUT_PGA(predriver, TWL4030_REG_PREDR_CTL, TWL4030_PREDR_GAIN);
  473. TWL4030_OUTPUT_PGA(carkitl, TWL4030_REG_PRECKL_CTL, TWL4030_PRECKL_GAIN);
  474. TWL4030_OUTPUT_PGA(carkitr, TWL4030_REG_PRECKR_CTL, TWL4030_PRECKR_GAIN);
  475. static void handsfree_ramp(struct snd_soc_codec *codec, int reg, int ramp)
  476. {
  477. unsigned char hs_ctl;
  478. hs_ctl = twl4030_read_reg_cache(codec, reg);
  479. if (ramp) {
  480. /* HF ramp-up */
  481. hs_ctl |= TWL4030_HF_CTL_REF_EN;
  482. twl4030_write(codec, reg, hs_ctl);
  483. udelay(10);
  484. hs_ctl |= TWL4030_HF_CTL_RAMP_EN;
  485. twl4030_write(codec, reg, hs_ctl);
  486. udelay(40);
  487. hs_ctl |= TWL4030_HF_CTL_LOOP_EN;
  488. hs_ctl |= TWL4030_HF_CTL_HB_EN;
  489. twl4030_write(codec, reg, hs_ctl);
  490. } else {
  491. /* HF ramp-down */
  492. hs_ctl &= ~TWL4030_HF_CTL_LOOP_EN;
  493. hs_ctl &= ~TWL4030_HF_CTL_HB_EN;
  494. twl4030_write(codec, reg, hs_ctl);
  495. hs_ctl &= ~TWL4030_HF_CTL_RAMP_EN;
  496. twl4030_write(codec, reg, hs_ctl);
  497. udelay(40);
  498. hs_ctl &= ~TWL4030_HF_CTL_REF_EN;
  499. twl4030_write(codec, reg, hs_ctl);
  500. }
  501. }
  502. static int handsfreelpga_event(struct snd_soc_dapm_widget *w,
  503. struct snd_kcontrol *kcontrol, int event)
  504. {
  505. switch (event) {
  506. case SND_SOC_DAPM_POST_PMU:
  507. handsfree_ramp(w->codec, TWL4030_REG_HFL_CTL, 1);
  508. break;
  509. case SND_SOC_DAPM_POST_PMD:
  510. handsfree_ramp(w->codec, TWL4030_REG_HFL_CTL, 0);
  511. break;
  512. }
  513. return 0;
  514. }
  515. static int handsfreerpga_event(struct snd_soc_dapm_widget *w,
  516. struct snd_kcontrol *kcontrol, int event)
  517. {
  518. switch (event) {
  519. case SND_SOC_DAPM_POST_PMU:
  520. handsfree_ramp(w->codec, TWL4030_REG_HFR_CTL, 1);
  521. break;
  522. case SND_SOC_DAPM_POST_PMD:
  523. handsfree_ramp(w->codec, TWL4030_REG_HFR_CTL, 0);
  524. break;
  525. }
  526. return 0;
  527. }
  528. static int vibramux_event(struct snd_soc_dapm_widget *w,
  529. struct snd_kcontrol *kcontrol, int event)
  530. {
  531. twl4030_write(w->codec, TWL4030_REG_VIBRA_SET, 0xff);
  532. return 0;
  533. }
  534. static int apll_event(struct snd_soc_dapm_widget *w,
  535. struct snd_kcontrol *kcontrol, int event)
  536. {
  537. switch (event) {
  538. case SND_SOC_DAPM_PRE_PMU:
  539. twl4030_apll_enable(w->codec, 1);
  540. break;
  541. case SND_SOC_DAPM_POST_PMD:
  542. twl4030_apll_enable(w->codec, 0);
  543. break;
  544. }
  545. return 0;
  546. }
  547. static void headset_ramp(struct snd_soc_codec *codec, int ramp)
  548. {
  549. struct snd_soc_device *socdev = codec->socdev;
  550. struct twl4030_setup_data *setup = socdev->codec_data;
  551. unsigned char hs_gain, hs_pop;
  552. struct twl4030_priv *twl4030 = codec->private_data;
  553. /* Base values for ramp delay calculation: 2^19 - 2^26 */
  554. unsigned int ramp_base[] = {524288, 1048576, 2097152, 4194304,
  555. 8388608, 16777216, 33554432, 67108864};
  556. hs_gain = twl4030_read_reg_cache(codec, TWL4030_REG_HS_GAIN_SET);
  557. hs_pop = twl4030_read_reg_cache(codec, TWL4030_REG_HS_POPN_SET);
  558. /* Enable external mute control, this dramatically reduces
  559. * the pop-noise */
  560. if (setup && setup->hs_extmute) {
  561. if (setup->set_hs_extmute) {
  562. setup->set_hs_extmute(1);
  563. } else {
  564. hs_pop |= TWL4030_EXTMUTE;
  565. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  566. }
  567. }
  568. if (ramp) {
  569. /* Headset ramp-up according to the TRM */
  570. hs_pop |= TWL4030_VMID_EN;
  571. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  572. twl4030_write(codec, TWL4030_REG_HS_GAIN_SET, hs_gain);
  573. hs_pop |= TWL4030_RAMP_EN;
  574. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  575. /* Wait ramp delay time + 1, so the VMID can settle */
  576. mdelay((ramp_base[(hs_pop & TWL4030_RAMP_DELAY) >> 2] /
  577. twl4030->sysclk) + 1);
  578. } else {
  579. /* Headset ramp-down _not_ according to
  580. * the TRM, but in a way that it is working */
  581. hs_pop &= ~TWL4030_RAMP_EN;
  582. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  583. /* Wait ramp delay time + 1, so the VMID can settle */
  584. mdelay((ramp_base[(hs_pop & TWL4030_RAMP_DELAY) >> 2] /
  585. twl4030->sysclk) + 1);
  586. /* Bypass the reg_cache to mute the headset */
  587. twl_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  588. hs_gain & (~0x0f),
  589. TWL4030_REG_HS_GAIN_SET);
  590. hs_pop &= ~TWL4030_VMID_EN;
  591. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  592. }
  593. /* Disable external mute */
  594. if (setup && setup->hs_extmute) {
  595. if (setup->set_hs_extmute) {
  596. setup->set_hs_extmute(0);
  597. } else {
  598. hs_pop &= ~TWL4030_EXTMUTE;
  599. twl4030_write(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  600. }
  601. }
  602. }
  603. static int headsetlpga_event(struct snd_soc_dapm_widget *w,
  604. struct snd_kcontrol *kcontrol, int event)
  605. {
  606. struct twl4030_priv *twl4030 = w->codec->private_data;
  607. switch (event) {
  608. case SND_SOC_DAPM_POST_PMU:
  609. /* Do the ramp-up only once */
  610. if (!twl4030->hsr_enabled)
  611. headset_ramp(w->codec, 1);
  612. twl4030->hsl_enabled = 1;
  613. break;
  614. case SND_SOC_DAPM_POST_PMD:
  615. /* Do the ramp-down only if both headsetL/R is disabled */
  616. if (!twl4030->hsr_enabled)
  617. headset_ramp(w->codec, 0);
  618. twl4030->hsl_enabled = 0;
  619. break;
  620. }
  621. return 0;
  622. }
  623. static int headsetrpga_event(struct snd_soc_dapm_widget *w,
  624. struct snd_kcontrol *kcontrol, int event)
  625. {
  626. struct twl4030_priv *twl4030 = w->codec->private_data;
  627. switch (event) {
  628. case SND_SOC_DAPM_POST_PMU:
  629. /* Do the ramp-up only once */
  630. if (!twl4030->hsl_enabled)
  631. headset_ramp(w->codec, 1);
  632. twl4030->hsr_enabled = 1;
  633. break;
  634. case SND_SOC_DAPM_POST_PMD:
  635. /* Do the ramp-down only if both headsetL/R is disabled */
  636. if (!twl4030->hsl_enabled)
  637. headset_ramp(w->codec, 0);
  638. twl4030->hsr_enabled = 0;
  639. break;
  640. }
  641. return 0;
  642. }
  643. /*
  644. * Some of the gain controls in TWL (mostly those which are associated with
  645. * the outputs) are implemented in an interesting way:
  646. * 0x0 : Power down (mute)
  647. * 0x1 : 6dB
  648. * 0x2 : 0 dB
  649. * 0x3 : -6 dB
  650. * Inverting not going to help with these.
  651. * Custom volsw and volsw_2r get/put functions to handle these gain bits.
  652. */
  653. #define SOC_DOUBLE_TLV_TWL4030(xname, xreg, shift_left, shift_right, xmax,\
  654. xinvert, tlv_array) \
  655. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
  656. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  657. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  658. .tlv.p = (tlv_array), \
  659. .info = snd_soc_info_volsw, \
  660. .get = snd_soc_get_volsw_twl4030, \
  661. .put = snd_soc_put_volsw_twl4030, \
  662. .private_value = (unsigned long)&(struct soc_mixer_control) \
  663. {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
  664. .max = xmax, .invert = xinvert} }
  665. #define SOC_DOUBLE_R_TLV_TWL4030(xname, reg_left, reg_right, xshift, xmax,\
  666. xinvert, tlv_array) \
  667. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
  668. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  669. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  670. .tlv.p = (tlv_array), \
  671. .info = snd_soc_info_volsw_2r, \
  672. .get = snd_soc_get_volsw_r2_twl4030,\
  673. .put = snd_soc_put_volsw_r2_twl4030, \
  674. .private_value = (unsigned long)&(struct soc_mixer_control) \
  675. {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
  676. .rshift = xshift, .max = xmax, .invert = xinvert} }
  677. #define SOC_SINGLE_TLV_TWL4030(xname, xreg, xshift, xmax, xinvert, tlv_array) \
  678. SOC_DOUBLE_TLV_TWL4030(xname, xreg, xshift, xshift, xmax, \
  679. xinvert, tlv_array)
  680. static int snd_soc_get_volsw_twl4030(struct snd_kcontrol *kcontrol,
  681. struct snd_ctl_elem_value *ucontrol)
  682. {
  683. struct soc_mixer_control *mc =
  684. (struct soc_mixer_control *)kcontrol->private_value;
  685. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  686. unsigned int reg = mc->reg;
  687. unsigned int shift = mc->shift;
  688. unsigned int rshift = mc->rshift;
  689. int max = mc->max;
  690. int mask = (1 << fls(max)) - 1;
  691. ucontrol->value.integer.value[0] =
  692. (snd_soc_read(codec, reg) >> shift) & mask;
  693. if (ucontrol->value.integer.value[0])
  694. ucontrol->value.integer.value[0] =
  695. max + 1 - ucontrol->value.integer.value[0];
  696. if (shift != rshift) {
  697. ucontrol->value.integer.value[1] =
  698. (snd_soc_read(codec, reg) >> rshift) & mask;
  699. if (ucontrol->value.integer.value[1])
  700. ucontrol->value.integer.value[1] =
  701. max + 1 - ucontrol->value.integer.value[1];
  702. }
  703. return 0;
  704. }
  705. static int snd_soc_put_volsw_twl4030(struct snd_kcontrol *kcontrol,
  706. struct snd_ctl_elem_value *ucontrol)
  707. {
  708. struct soc_mixer_control *mc =
  709. (struct soc_mixer_control *)kcontrol->private_value;
  710. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  711. unsigned int reg = mc->reg;
  712. unsigned int shift = mc->shift;
  713. unsigned int rshift = mc->rshift;
  714. int max = mc->max;
  715. int mask = (1 << fls(max)) - 1;
  716. unsigned short val, val2, val_mask;
  717. val = (ucontrol->value.integer.value[0] & mask);
  718. val_mask = mask << shift;
  719. if (val)
  720. val = max + 1 - val;
  721. val = val << shift;
  722. if (shift != rshift) {
  723. val2 = (ucontrol->value.integer.value[1] & mask);
  724. val_mask |= mask << rshift;
  725. if (val2)
  726. val2 = max + 1 - val2;
  727. val |= val2 << rshift;
  728. }
  729. return snd_soc_update_bits(codec, reg, val_mask, val);
  730. }
  731. static int snd_soc_get_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  732. struct snd_ctl_elem_value *ucontrol)
  733. {
  734. struct soc_mixer_control *mc =
  735. (struct soc_mixer_control *)kcontrol->private_value;
  736. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  737. unsigned int reg = mc->reg;
  738. unsigned int reg2 = mc->rreg;
  739. unsigned int shift = mc->shift;
  740. int max = mc->max;
  741. int mask = (1<<fls(max))-1;
  742. ucontrol->value.integer.value[0] =
  743. (snd_soc_read(codec, reg) >> shift) & mask;
  744. ucontrol->value.integer.value[1] =
  745. (snd_soc_read(codec, reg2) >> shift) & mask;
  746. if (ucontrol->value.integer.value[0])
  747. ucontrol->value.integer.value[0] =
  748. max + 1 - ucontrol->value.integer.value[0];
  749. if (ucontrol->value.integer.value[1])
  750. ucontrol->value.integer.value[1] =
  751. max + 1 - ucontrol->value.integer.value[1];
  752. return 0;
  753. }
  754. static int snd_soc_put_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  755. struct snd_ctl_elem_value *ucontrol)
  756. {
  757. struct soc_mixer_control *mc =
  758. (struct soc_mixer_control *)kcontrol->private_value;
  759. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  760. unsigned int reg = mc->reg;
  761. unsigned int reg2 = mc->rreg;
  762. unsigned int shift = mc->shift;
  763. int max = mc->max;
  764. int mask = (1 << fls(max)) - 1;
  765. int err;
  766. unsigned short val, val2, val_mask;
  767. val_mask = mask << shift;
  768. val = (ucontrol->value.integer.value[0] & mask);
  769. val2 = (ucontrol->value.integer.value[1] & mask);
  770. if (val)
  771. val = max + 1 - val;
  772. if (val2)
  773. val2 = max + 1 - val2;
  774. val = val << shift;
  775. val2 = val2 << shift;
  776. err = snd_soc_update_bits(codec, reg, val_mask, val);
  777. if (err < 0)
  778. return err;
  779. err = snd_soc_update_bits(codec, reg2, val_mask, val2);
  780. return err;
  781. }
  782. /* Codec operation modes */
  783. static const char *twl4030_op_modes_texts[] = {
  784. "Option 2 (voice/audio)", "Option 1 (audio)"
  785. };
  786. static const struct soc_enum twl4030_op_modes_enum =
  787. SOC_ENUM_SINGLE(TWL4030_REG_CODEC_MODE, 0,
  788. ARRAY_SIZE(twl4030_op_modes_texts),
  789. twl4030_op_modes_texts);
  790. static int snd_soc_put_twl4030_opmode_enum_double(struct snd_kcontrol *kcontrol,
  791. struct snd_ctl_elem_value *ucontrol)
  792. {
  793. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  794. struct twl4030_priv *twl4030 = codec->private_data;
  795. struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
  796. unsigned short val;
  797. unsigned short mask, bitmask;
  798. if (twl4030->configured) {
  799. printk(KERN_ERR "twl4030 operation mode cannot be "
  800. "changed on-the-fly\n");
  801. return -EBUSY;
  802. }
  803. for (bitmask = 1; bitmask < e->max; bitmask <<= 1)
  804. ;
  805. if (ucontrol->value.enumerated.item[0] > e->max - 1)
  806. return -EINVAL;
  807. val = ucontrol->value.enumerated.item[0] << e->shift_l;
  808. mask = (bitmask - 1) << e->shift_l;
  809. if (e->shift_l != e->shift_r) {
  810. if (ucontrol->value.enumerated.item[1] > e->max - 1)
  811. return -EINVAL;
  812. val |= ucontrol->value.enumerated.item[1] << e->shift_r;
  813. mask |= (bitmask - 1) << e->shift_r;
  814. }
  815. return snd_soc_update_bits(codec, e->reg, mask, val);
  816. }
  817. /*
  818. * FGAIN volume control:
  819. * from -62 to 0 dB in 1 dB steps (mute instead of -63 dB)
  820. */
  821. static DECLARE_TLV_DB_SCALE(digital_fine_tlv, -6300, 100, 1);
  822. /*
  823. * CGAIN volume control:
  824. * 0 dB to 12 dB in 6 dB steps
  825. * value 2 and 3 means 12 dB
  826. */
  827. static DECLARE_TLV_DB_SCALE(digital_coarse_tlv, 0, 600, 0);
  828. /*
  829. * Voice Downlink GAIN volume control:
  830. * from -37 to 12 dB in 1 dB steps (mute instead of -37 dB)
  831. */
  832. static DECLARE_TLV_DB_SCALE(digital_voice_downlink_tlv, -3700, 100, 1);
  833. /*
  834. * Analog playback gain
  835. * -24 dB to 12 dB in 2 dB steps
  836. */
  837. static DECLARE_TLV_DB_SCALE(analog_tlv, -2400, 200, 0);
  838. /*
  839. * Gain controls tied to outputs
  840. * -6 dB to 6 dB in 6 dB steps (mute instead of -12)
  841. */
  842. static DECLARE_TLV_DB_SCALE(output_tvl, -1200, 600, 1);
  843. /*
  844. * Gain control for earpiece amplifier
  845. * 0 dB to 12 dB in 6 dB steps (mute instead of -6)
  846. */
  847. static DECLARE_TLV_DB_SCALE(output_ear_tvl, -600, 600, 1);
  848. /*
  849. * Capture gain after the ADCs
  850. * from 0 dB to 31 dB in 1 dB steps
  851. */
  852. static DECLARE_TLV_DB_SCALE(digital_capture_tlv, 0, 100, 0);
  853. /*
  854. * Gain control for input amplifiers
  855. * 0 dB to 30 dB in 6 dB steps
  856. */
  857. static DECLARE_TLV_DB_SCALE(input_gain_tlv, 0, 600, 0);
  858. /* AVADC clock priority */
  859. static const char *twl4030_avadc_clk_priority_texts[] = {
  860. "Voice high priority", "HiFi high priority"
  861. };
  862. static const struct soc_enum twl4030_avadc_clk_priority_enum =
  863. SOC_ENUM_SINGLE(TWL4030_REG_AVADC_CTL, 2,
  864. ARRAY_SIZE(twl4030_avadc_clk_priority_texts),
  865. twl4030_avadc_clk_priority_texts);
  866. static const char *twl4030_rampdelay_texts[] = {
  867. "27/20/14 ms", "55/40/27 ms", "109/81/55 ms", "218/161/109 ms",
  868. "437/323/218 ms", "874/645/437 ms", "1748/1291/874 ms",
  869. "3495/2581/1748 ms"
  870. };
  871. static const struct soc_enum twl4030_rampdelay_enum =
  872. SOC_ENUM_SINGLE(TWL4030_REG_HS_POPN_SET, 2,
  873. ARRAY_SIZE(twl4030_rampdelay_texts),
  874. twl4030_rampdelay_texts);
  875. /* Vibra H-bridge direction mode */
  876. static const char *twl4030_vibradirmode_texts[] = {
  877. "Vibra H-bridge direction", "Audio data MSB",
  878. };
  879. static const struct soc_enum twl4030_vibradirmode_enum =
  880. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 5,
  881. ARRAY_SIZE(twl4030_vibradirmode_texts),
  882. twl4030_vibradirmode_texts);
  883. /* Vibra H-bridge direction */
  884. static const char *twl4030_vibradir_texts[] = {
  885. "Positive polarity", "Negative polarity",
  886. };
  887. static const struct soc_enum twl4030_vibradir_enum =
  888. SOC_ENUM_SINGLE(TWL4030_REG_VIBRA_CTL, 1,
  889. ARRAY_SIZE(twl4030_vibradir_texts),
  890. twl4030_vibradir_texts);
  891. static const struct snd_kcontrol_new twl4030_snd_controls[] = {
  892. /* Codec operation mode control */
  893. SOC_ENUM_EXT("Codec Operation Mode", twl4030_op_modes_enum,
  894. snd_soc_get_enum_double,
  895. snd_soc_put_twl4030_opmode_enum_double),
  896. /* Common playback gain controls */
  897. SOC_DOUBLE_R_TLV("DAC1 Digital Fine Playback Volume",
  898. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  899. 0, 0x3f, 0, digital_fine_tlv),
  900. SOC_DOUBLE_R_TLV("DAC2 Digital Fine Playback Volume",
  901. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  902. 0, 0x3f, 0, digital_fine_tlv),
  903. SOC_DOUBLE_R_TLV("DAC1 Digital Coarse Playback Volume",
  904. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  905. 6, 0x2, 0, digital_coarse_tlv),
  906. SOC_DOUBLE_R_TLV("DAC2 Digital Coarse Playback Volume",
  907. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  908. 6, 0x2, 0, digital_coarse_tlv),
  909. SOC_DOUBLE_R_TLV("DAC1 Analog Playback Volume",
  910. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  911. 3, 0x12, 1, analog_tlv),
  912. SOC_DOUBLE_R_TLV("DAC2 Analog Playback Volume",
  913. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  914. 3, 0x12, 1, analog_tlv),
  915. SOC_DOUBLE_R("DAC1 Analog Playback Switch",
  916. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  917. 1, 1, 0),
  918. SOC_DOUBLE_R("DAC2 Analog Playback Switch",
  919. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  920. 1, 1, 0),
  921. /* Common voice downlink gain controls */
  922. SOC_SINGLE_TLV("DAC Voice Digital Downlink Volume",
  923. TWL4030_REG_VRXPGA, 0, 0x31, 0, digital_voice_downlink_tlv),
  924. SOC_SINGLE_TLV("DAC Voice Analog Downlink Volume",
  925. TWL4030_REG_VDL_APGA_CTL, 3, 0x12, 1, analog_tlv),
  926. SOC_SINGLE("DAC Voice Analog Downlink Switch",
  927. TWL4030_REG_VDL_APGA_CTL, 1, 1, 0),
  928. /* Separate output gain controls */
  929. SOC_DOUBLE_R_TLV_TWL4030("PreDriv Playback Volume",
  930. TWL4030_REG_PREDL_CTL, TWL4030_REG_PREDR_CTL,
  931. 4, 3, 0, output_tvl),
  932. SOC_DOUBLE_TLV_TWL4030("Headset Playback Volume",
  933. TWL4030_REG_HS_GAIN_SET, 0, 2, 3, 0, output_tvl),
  934. SOC_DOUBLE_R_TLV_TWL4030("Carkit Playback Volume",
  935. TWL4030_REG_PRECKL_CTL, TWL4030_REG_PRECKR_CTL,
  936. 4, 3, 0, output_tvl),
  937. SOC_SINGLE_TLV_TWL4030("Earpiece Playback Volume",
  938. TWL4030_REG_EAR_CTL, 4, 3, 0, output_ear_tvl),
  939. /* Common capture gain controls */
  940. SOC_DOUBLE_R_TLV("TX1 Digital Capture Volume",
  941. TWL4030_REG_ATXL1PGA, TWL4030_REG_ATXR1PGA,
  942. 0, 0x1f, 0, digital_capture_tlv),
  943. SOC_DOUBLE_R_TLV("TX2 Digital Capture Volume",
  944. TWL4030_REG_AVTXL2PGA, TWL4030_REG_AVTXR2PGA,
  945. 0, 0x1f, 0, digital_capture_tlv),
  946. SOC_DOUBLE_TLV("Analog Capture Volume", TWL4030_REG_ANAMIC_GAIN,
  947. 0, 3, 5, 0, input_gain_tlv),
  948. SOC_ENUM("AVADC Clock Priority", twl4030_avadc_clk_priority_enum),
  949. SOC_ENUM("HS ramp delay", twl4030_rampdelay_enum),
  950. SOC_ENUM("Vibra H-bridge mode", twl4030_vibradirmode_enum),
  951. SOC_ENUM("Vibra H-bridge direction", twl4030_vibradir_enum),
  952. };
  953. static const struct snd_soc_dapm_widget twl4030_dapm_widgets[] = {
  954. /* Left channel inputs */
  955. SND_SOC_DAPM_INPUT("MAINMIC"),
  956. SND_SOC_DAPM_INPUT("HSMIC"),
  957. SND_SOC_DAPM_INPUT("AUXL"),
  958. SND_SOC_DAPM_INPUT("CARKITMIC"),
  959. /* Right channel inputs */
  960. SND_SOC_DAPM_INPUT("SUBMIC"),
  961. SND_SOC_DAPM_INPUT("AUXR"),
  962. /* Digital microphones (Stereo) */
  963. SND_SOC_DAPM_INPUT("DIGIMIC0"),
  964. SND_SOC_DAPM_INPUT("DIGIMIC1"),
  965. /* Outputs */
  966. SND_SOC_DAPM_OUTPUT("OUTL"),
  967. SND_SOC_DAPM_OUTPUT("OUTR"),
  968. SND_SOC_DAPM_OUTPUT("EARPIECE"),
  969. SND_SOC_DAPM_OUTPUT("PREDRIVEL"),
  970. SND_SOC_DAPM_OUTPUT("PREDRIVER"),
  971. SND_SOC_DAPM_OUTPUT("HSOL"),
  972. SND_SOC_DAPM_OUTPUT("HSOR"),
  973. SND_SOC_DAPM_OUTPUT("CARKITL"),
  974. SND_SOC_DAPM_OUTPUT("CARKITR"),
  975. SND_SOC_DAPM_OUTPUT("HFL"),
  976. SND_SOC_DAPM_OUTPUT("HFR"),
  977. SND_SOC_DAPM_OUTPUT("VIBRA"),
  978. /* DACs */
  979. SND_SOC_DAPM_DAC("DAC Right1", "Right Front HiFi Playback",
  980. SND_SOC_NOPM, 0, 0),
  981. SND_SOC_DAPM_DAC("DAC Left1", "Left Front HiFi Playback",
  982. SND_SOC_NOPM, 0, 0),
  983. SND_SOC_DAPM_DAC("DAC Right2", "Right Rear HiFi Playback",
  984. SND_SOC_NOPM, 0, 0),
  985. SND_SOC_DAPM_DAC("DAC Left2", "Left Rear HiFi Playback",
  986. SND_SOC_NOPM, 0, 0),
  987. SND_SOC_DAPM_DAC("DAC Voice", "Voice Playback",
  988. SND_SOC_NOPM, 0, 0),
  989. /* Analog bypasses */
  990. SND_SOC_DAPM_SWITCH("Right1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  991. &twl4030_dapm_abypassr1_control),
  992. SND_SOC_DAPM_SWITCH("Left1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  993. &twl4030_dapm_abypassl1_control),
  994. SND_SOC_DAPM_SWITCH("Right2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  995. &twl4030_dapm_abypassr2_control),
  996. SND_SOC_DAPM_SWITCH("Left2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  997. &twl4030_dapm_abypassl2_control),
  998. SND_SOC_DAPM_SWITCH("Voice Analog Loopback", SND_SOC_NOPM, 0, 0,
  999. &twl4030_dapm_abypassv_control),
  1000. /* Master analog loopback switch */
  1001. SND_SOC_DAPM_SUPPLY("FM Loop Enable", TWL4030_REG_MISC_SET_1, 5, 0,
  1002. NULL, 0),
  1003. /* Digital bypasses */
  1004. SND_SOC_DAPM_SWITCH("Left Digital Loopback", SND_SOC_NOPM, 0, 0,
  1005. &twl4030_dapm_dbypassl_control),
  1006. SND_SOC_DAPM_SWITCH("Right Digital Loopback", SND_SOC_NOPM, 0, 0,
  1007. &twl4030_dapm_dbypassr_control),
  1008. SND_SOC_DAPM_SWITCH("Voice Digital Loopback", SND_SOC_NOPM, 0, 0,
  1009. &twl4030_dapm_dbypassv_control),
  1010. /* Digital mixers, power control for the physical DACs */
  1011. SND_SOC_DAPM_MIXER("Digital R1 Playback Mixer",
  1012. TWL4030_REG_AVDAC_CTL, 0, 0, NULL, 0),
  1013. SND_SOC_DAPM_MIXER("Digital L1 Playback Mixer",
  1014. TWL4030_REG_AVDAC_CTL, 1, 0, NULL, 0),
  1015. SND_SOC_DAPM_MIXER("Digital R2 Playback Mixer",
  1016. TWL4030_REG_AVDAC_CTL, 2, 0, NULL, 0),
  1017. SND_SOC_DAPM_MIXER("Digital L2 Playback Mixer",
  1018. TWL4030_REG_AVDAC_CTL, 3, 0, NULL, 0),
  1019. SND_SOC_DAPM_MIXER("Digital Voice Playback Mixer",
  1020. TWL4030_REG_AVDAC_CTL, 4, 0, NULL, 0),
  1021. /* Analog mixers, power control for the physical PGAs */
  1022. SND_SOC_DAPM_MIXER("Analog R1 Playback Mixer",
  1023. TWL4030_REG_ARXR1_APGA_CTL, 0, 0, NULL, 0),
  1024. SND_SOC_DAPM_MIXER("Analog L1 Playback Mixer",
  1025. TWL4030_REG_ARXL1_APGA_CTL, 0, 0, NULL, 0),
  1026. SND_SOC_DAPM_MIXER("Analog R2 Playback Mixer",
  1027. TWL4030_REG_ARXR2_APGA_CTL, 0, 0, NULL, 0),
  1028. SND_SOC_DAPM_MIXER("Analog L2 Playback Mixer",
  1029. TWL4030_REG_ARXL2_APGA_CTL, 0, 0, NULL, 0),
  1030. SND_SOC_DAPM_MIXER("Analog Voice Playback Mixer",
  1031. TWL4030_REG_VDL_APGA_CTL, 0, 0, NULL, 0),
  1032. SND_SOC_DAPM_SUPPLY("APLL Enable", SND_SOC_NOPM, 0, 0, apll_event,
  1033. SND_SOC_DAPM_PRE_PMU|SND_SOC_DAPM_POST_PMD),
  1034. /* Output MIXER controls */
  1035. /* Earpiece */
  1036. SND_SOC_DAPM_MIXER("Earpiece Mixer", SND_SOC_NOPM, 0, 0,
  1037. &twl4030_dapm_earpiece_controls[0],
  1038. ARRAY_SIZE(twl4030_dapm_earpiece_controls)),
  1039. SND_SOC_DAPM_PGA_E("Earpiece PGA", SND_SOC_NOPM,
  1040. 0, 0, NULL, 0, earpiecepga_event,
  1041. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1042. /* PreDrivL/R */
  1043. SND_SOC_DAPM_MIXER("PredriveL Mixer", SND_SOC_NOPM, 0, 0,
  1044. &twl4030_dapm_predrivel_controls[0],
  1045. ARRAY_SIZE(twl4030_dapm_predrivel_controls)),
  1046. SND_SOC_DAPM_PGA_E("PredriveL PGA", SND_SOC_NOPM,
  1047. 0, 0, NULL, 0, predrivelpga_event,
  1048. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1049. SND_SOC_DAPM_MIXER("PredriveR Mixer", SND_SOC_NOPM, 0, 0,
  1050. &twl4030_dapm_predriver_controls[0],
  1051. ARRAY_SIZE(twl4030_dapm_predriver_controls)),
  1052. SND_SOC_DAPM_PGA_E("PredriveR PGA", SND_SOC_NOPM,
  1053. 0, 0, NULL, 0, predriverpga_event,
  1054. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1055. /* HeadsetL/R */
  1056. SND_SOC_DAPM_MIXER("HeadsetL Mixer", SND_SOC_NOPM, 0, 0,
  1057. &twl4030_dapm_hsol_controls[0],
  1058. ARRAY_SIZE(twl4030_dapm_hsol_controls)),
  1059. SND_SOC_DAPM_PGA_E("HeadsetL PGA", SND_SOC_NOPM,
  1060. 0, 0, NULL, 0, headsetlpga_event,
  1061. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1062. SND_SOC_DAPM_MIXER("HeadsetR Mixer", SND_SOC_NOPM, 0, 0,
  1063. &twl4030_dapm_hsor_controls[0],
  1064. ARRAY_SIZE(twl4030_dapm_hsor_controls)),
  1065. SND_SOC_DAPM_PGA_E("HeadsetR PGA", SND_SOC_NOPM,
  1066. 0, 0, NULL, 0, headsetrpga_event,
  1067. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1068. /* CarkitL/R */
  1069. SND_SOC_DAPM_MIXER("CarkitL Mixer", SND_SOC_NOPM, 0, 0,
  1070. &twl4030_dapm_carkitl_controls[0],
  1071. ARRAY_SIZE(twl4030_dapm_carkitl_controls)),
  1072. SND_SOC_DAPM_PGA_E("CarkitL PGA", SND_SOC_NOPM,
  1073. 0, 0, NULL, 0, carkitlpga_event,
  1074. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1075. SND_SOC_DAPM_MIXER("CarkitR Mixer", SND_SOC_NOPM, 0, 0,
  1076. &twl4030_dapm_carkitr_controls[0],
  1077. ARRAY_SIZE(twl4030_dapm_carkitr_controls)),
  1078. SND_SOC_DAPM_PGA_E("CarkitR PGA", SND_SOC_NOPM,
  1079. 0, 0, NULL, 0, carkitrpga_event,
  1080. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1081. /* Output MUX controls */
  1082. /* HandsfreeL/R */
  1083. SND_SOC_DAPM_MUX("HandsfreeL Mux", SND_SOC_NOPM, 0, 0,
  1084. &twl4030_dapm_handsfreel_control),
  1085. SND_SOC_DAPM_SWITCH("HandsfreeL", SND_SOC_NOPM, 0, 0,
  1086. &twl4030_dapm_handsfreelmute_control),
  1087. SND_SOC_DAPM_PGA_E("HandsfreeL PGA", SND_SOC_NOPM,
  1088. 0, 0, NULL, 0, handsfreelpga_event,
  1089. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1090. SND_SOC_DAPM_MUX("HandsfreeR Mux", SND_SOC_NOPM, 5, 0,
  1091. &twl4030_dapm_handsfreer_control),
  1092. SND_SOC_DAPM_SWITCH("HandsfreeR", SND_SOC_NOPM, 0, 0,
  1093. &twl4030_dapm_handsfreermute_control),
  1094. SND_SOC_DAPM_PGA_E("HandsfreeR PGA", SND_SOC_NOPM,
  1095. 0, 0, NULL, 0, handsfreerpga_event,
  1096. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  1097. /* Vibra */
  1098. SND_SOC_DAPM_MUX_E("Vibra Mux", TWL4030_REG_VIBRA_CTL, 0, 0,
  1099. &twl4030_dapm_vibra_control, vibramux_event,
  1100. SND_SOC_DAPM_PRE_PMU),
  1101. SND_SOC_DAPM_MUX("Vibra Route", SND_SOC_NOPM, 0, 0,
  1102. &twl4030_dapm_vibrapath_control),
  1103. /* Introducing four virtual ADC, since TWL4030 have four channel for
  1104. capture */
  1105. SND_SOC_DAPM_ADC("ADC Virtual Left1", "Left Front Capture",
  1106. SND_SOC_NOPM, 0, 0),
  1107. SND_SOC_DAPM_ADC("ADC Virtual Right1", "Right Front Capture",
  1108. SND_SOC_NOPM, 0, 0),
  1109. SND_SOC_DAPM_ADC("ADC Virtual Left2", "Left Rear Capture",
  1110. SND_SOC_NOPM, 0, 0),
  1111. SND_SOC_DAPM_ADC("ADC Virtual Right2", "Right Rear Capture",
  1112. SND_SOC_NOPM, 0, 0),
  1113. /* Analog/Digital mic path selection.
  1114. TX1 Left/Right: either analog Left/Right or Digimic0
  1115. TX2 Left/Right: either analog Left/Right or Digimic1 */
  1116. SND_SOC_DAPM_MUX_E("TX1 Capture Route", SND_SOC_NOPM, 0, 0,
  1117. &twl4030_dapm_micpathtx1_control, micpath_event,
  1118. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD|
  1119. SND_SOC_DAPM_POST_REG),
  1120. SND_SOC_DAPM_MUX_E("TX2 Capture Route", SND_SOC_NOPM, 0, 0,
  1121. &twl4030_dapm_micpathtx2_control, micpath_event,
  1122. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD|
  1123. SND_SOC_DAPM_POST_REG),
  1124. /* Analog input mixers for the capture amplifiers */
  1125. SND_SOC_DAPM_MIXER("Analog Left",
  1126. TWL4030_REG_ANAMICL, 4, 0,
  1127. &twl4030_dapm_analoglmic_controls[0],
  1128. ARRAY_SIZE(twl4030_dapm_analoglmic_controls)),
  1129. SND_SOC_DAPM_MIXER("Analog Right",
  1130. TWL4030_REG_ANAMICR, 4, 0,
  1131. &twl4030_dapm_analogrmic_controls[0],
  1132. ARRAY_SIZE(twl4030_dapm_analogrmic_controls)),
  1133. SND_SOC_DAPM_PGA("ADC Physical Left",
  1134. TWL4030_REG_AVADC_CTL, 3, 0, NULL, 0),
  1135. SND_SOC_DAPM_PGA("ADC Physical Right",
  1136. TWL4030_REG_AVADC_CTL, 1, 0, NULL, 0),
  1137. SND_SOC_DAPM_PGA("Digimic0 Enable",
  1138. TWL4030_REG_ADCMICSEL, 1, 0, NULL, 0),
  1139. SND_SOC_DAPM_PGA("Digimic1 Enable",
  1140. TWL4030_REG_ADCMICSEL, 3, 0, NULL, 0),
  1141. SND_SOC_DAPM_MICBIAS("Mic Bias 1", TWL4030_REG_MICBIAS_CTL, 0, 0),
  1142. SND_SOC_DAPM_MICBIAS("Mic Bias 2", TWL4030_REG_MICBIAS_CTL, 1, 0),
  1143. SND_SOC_DAPM_MICBIAS("Headset Mic Bias", TWL4030_REG_MICBIAS_CTL, 2, 0),
  1144. };
  1145. static const struct snd_soc_dapm_route intercon[] = {
  1146. {"Digital L1 Playback Mixer", NULL, "DAC Left1"},
  1147. {"Digital R1 Playback Mixer", NULL, "DAC Right1"},
  1148. {"Digital L2 Playback Mixer", NULL, "DAC Left2"},
  1149. {"Digital R2 Playback Mixer", NULL, "DAC Right2"},
  1150. {"Digital Voice Playback Mixer", NULL, "DAC Voice"},
  1151. /* Supply for the digital part (APLL) */
  1152. {"Digital R1 Playback Mixer", NULL, "APLL Enable"},
  1153. {"Digital L1 Playback Mixer", NULL, "APLL Enable"},
  1154. {"Digital R2 Playback Mixer", NULL, "APLL Enable"},
  1155. {"Digital L2 Playback Mixer", NULL, "APLL Enable"},
  1156. {"Digital Voice Playback Mixer", NULL, "APLL Enable"},
  1157. {"Analog L1 Playback Mixer", NULL, "Digital L1 Playback Mixer"},
  1158. {"Analog R1 Playback Mixer", NULL, "Digital R1 Playback Mixer"},
  1159. {"Analog L2 Playback Mixer", NULL, "Digital L2 Playback Mixer"},
  1160. {"Analog R2 Playback Mixer", NULL, "Digital R2 Playback Mixer"},
  1161. {"Analog Voice Playback Mixer", NULL, "Digital Voice Playback Mixer"},
  1162. /* Internal playback routings */
  1163. /* Earpiece */
  1164. {"Earpiece Mixer", "Voice", "Analog Voice Playback Mixer"},
  1165. {"Earpiece Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1166. {"Earpiece Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1167. {"Earpiece Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1168. {"Earpiece PGA", NULL, "Earpiece Mixer"},
  1169. /* PreDrivL */
  1170. {"PredriveL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1171. {"PredriveL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1172. {"PredriveL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1173. {"PredriveL Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1174. {"PredriveL PGA", NULL, "PredriveL Mixer"},
  1175. /* PreDrivR */
  1176. {"PredriveR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1177. {"PredriveR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1178. {"PredriveR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1179. {"PredriveR Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1180. {"PredriveR PGA", NULL, "PredriveR Mixer"},
  1181. /* HeadsetL */
  1182. {"HeadsetL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1183. {"HeadsetL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1184. {"HeadsetL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1185. {"HeadsetL PGA", NULL, "HeadsetL Mixer"},
  1186. /* HeadsetR */
  1187. {"HeadsetR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1188. {"HeadsetR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1189. {"HeadsetR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1190. {"HeadsetR PGA", NULL, "HeadsetR Mixer"},
  1191. /* CarkitL */
  1192. {"CarkitL Mixer", "Voice", "Analog Voice Playback Mixer"},
  1193. {"CarkitL Mixer", "AudioL1", "Analog L1 Playback Mixer"},
  1194. {"CarkitL Mixer", "AudioL2", "Analog L2 Playback Mixer"},
  1195. {"CarkitL PGA", NULL, "CarkitL Mixer"},
  1196. /* CarkitR */
  1197. {"CarkitR Mixer", "Voice", "Analog Voice Playback Mixer"},
  1198. {"CarkitR Mixer", "AudioR1", "Analog R1 Playback Mixer"},
  1199. {"CarkitR Mixer", "AudioR2", "Analog R2 Playback Mixer"},
  1200. {"CarkitR PGA", NULL, "CarkitR Mixer"},
  1201. /* HandsfreeL */
  1202. {"HandsfreeL Mux", "Voice", "Analog Voice Playback Mixer"},
  1203. {"HandsfreeL Mux", "AudioL1", "Analog L1 Playback Mixer"},
  1204. {"HandsfreeL Mux", "AudioL2", "Analog L2 Playback Mixer"},
  1205. {"HandsfreeL Mux", "AudioR2", "Analog R2 Playback Mixer"},
  1206. {"HandsfreeL", "Switch", "HandsfreeL Mux"},
  1207. {"HandsfreeL PGA", NULL, "HandsfreeL"},
  1208. /* HandsfreeR */
  1209. {"HandsfreeR Mux", "Voice", "Analog Voice Playback Mixer"},
  1210. {"HandsfreeR Mux", "AudioR1", "Analog R1 Playback Mixer"},
  1211. {"HandsfreeR Mux", "AudioR2", "Analog R2 Playback Mixer"},
  1212. {"HandsfreeR Mux", "AudioL2", "Analog L2 Playback Mixer"},
  1213. {"HandsfreeR", "Switch", "HandsfreeR Mux"},
  1214. {"HandsfreeR PGA", NULL, "HandsfreeR"},
  1215. /* Vibra */
  1216. {"Vibra Mux", "AudioL1", "DAC Left1"},
  1217. {"Vibra Mux", "AudioR1", "DAC Right1"},
  1218. {"Vibra Mux", "AudioL2", "DAC Left2"},
  1219. {"Vibra Mux", "AudioR2", "DAC Right2"},
  1220. /* outputs */
  1221. {"OUTL", NULL, "Analog L2 Playback Mixer"},
  1222. {"OUTR", NULL, "Analog R2 Playback Mixer"},
  1223. {"EARPIECE", NULL, "Earpiece PGA"},
  1224. {"PREDRIVEL", NULL, "PredriveL PGA"},
  1225. {"PREDRIVER", NULL, "PredriveR PGA"},
  1226. {"HSOL", NULL, "HeadsetL PGA"},
  1227. {"HSOR", NULL, "HeadsetR PGA"},
  1228. {"CARKITL", NULL, "CarkitL PGA"},
  1229. {"CARKITR", NULL, "CarkitR PGA"},
  1230. {"HFL", NULL, "HandsfreeL PGA"},
  1231. {"HFR", NULL, "HandsfreeR PGA"},
  1232. {"Vibra Route", "Audio", "Vibra Mux"},
  1233. {"VIBRA", NULL, "Vibra Route"},
  1234. /* Capture path */
  1235. {"Analog Left", "Main Mic Capture Switch", "MAINMIC"},
  1236. {"Analog Left", "Headset Mic Capture Switch", "HSMIC"},
  1237. {"Analog Left", "AUXL Capture Switch", "AUXL"},
  1238. {"Analog Left", "Carkit Mic Capture Switch", "CARKITMIC"},
  1239. {"Analog Right", "Sub Mic Capture Switch", "SUBMIC"},
  1240. {"Analog Right", "AUXR Capture Switch", "AUXR"},
  1241. {"ADC Physical Left", NULL, "Analog Left"},
  1242. {"ADC Physical Right", NULL, "Analog Right"},
  1243. {"Digimic0 Enable", NULL, "DIGIMIC0"},
  1244. {"Digimic1 Enable", NULL, "DIGIMIC1"},
  1245. /* TX1 Left capture path */
  1246. {"TX1 Capture Route", "Analog", "ADC Physical Left"},
  1247. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  1248. /* TX1 Right capture path */
  1249. {"TX1 Capture Route", "Analog", "ADC Physical Right"},
  1250. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  1251. /* TX2 Left capture path */
  1252. {"TX2 Capture Route", "Analog", "ADC Physical Left"},
  1253. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  1254. /* TX2 Right capture path */
  1255. {"TX2 Capture Route", "Analog", "ADC Physical Right"},
  1256. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  1257. {"ADC Virtual Left1", NULL, "TX1 Capture Route"},
  1258. {"ADC Virtual Right1", NULL, "TX1 Capture Route"},
  1259. {"ADC Virtual Left2", NULL, "TX2 Capture Route"},
  1260. {"ADC Virtual Right2", NULL, "TX2 Capture Route"},
  1261. {"ADC Virtual Left1", NULL, "APLL Enable"},
  1262. {"ADC Virtual Right1", NULL, "APLL Enable"},
  1263. {"ADC Virtual Left2", NULL, "APLL Enable"},
  1264. {"ADC Virtual Right2", NULL, "APLL Enable"},
  1265. /* Analog bypass routes */
  1266. {"Right1 Analog Loopback", "Switch", "Analog Right"},
  1267. {"Left1 Analog Loopback", "Switch", "Analog Left"},
  1268. {"Right2 Analog Loopback", "Switch", "Analog Right"},
  1269. {"Left2 Analog Loopback", "Switch", "Analog Left"},
  1270. {"Voice Analog Loopback", "Switch", "Analog Left"},
  1271. /* Supply for the Analog loopbacks */
  1272. {"Right1 Analog Loopback", NULL, "FM Loop Enable"},
  1273. {"Left1 Analog Loopback", NULL, "FM Loop Enable"},
  1274. {"Right2 Analog Loopback", NULL, "FM Loop Enable"},
  1275. {"Left2 Analog Loopback", NULL, "FM Loop Enable"},
  1276. {"Voice Analog Loopback", NULL, "FM Loop Enable"},
  1277. {"Analog R1 Playback Mixer", NULL, "Right1 Analog Loopback"},
  1278. {"Analog L1 Playback Mixer", NULL, "Left1 Analog Loopback"},
  1279. {"Analog R2 Playback Mixer", NULL, "Right2 Analog Loopback"},
  1280. {"Analog L2 Playback Mixer", NULL, "Left2 Analog Loopback"},
  1281. {"Analog Voice Playback Mixer", NULL, "Voice Analog Loopback"},
  1282. /* Digital bypass routes */
  1283. {"Right Digital Loopback", "Volume", "TX1 Capture Route"},
  1284. {"Left Digital Loopback", "Volume", "TX1 Capture Route"},
  1285. {"Voice Digital Loopback", "Volume", "TX2 Capture Route"},
  1286. {"Digital R2 Playback Mixer", NULL, "Right Digital Loopback"},
  1287. {"Digital L2 Playback Mixer", NULL, "Left Digital Loopback"},
  1288. {"Digital Voice Playback Mixer", NULL, "Voice Digital Loopback"},
  1289. };
  1290. static int twl4030_add_widgets(struct snd_soc_codec *codec)
  1291. {
  1292. snd_soc_dapm_new_controls(codec, twl4030_dapm_widgets,
  1293. ARRAY_SIZE(twl4030_dapm_widgets));
  1294. snd_soc_dapm_add_routes(codec, intercon, ARRAY_SIZE(intercon));
  1295. return 0;
  1296. }
  1297. static int twl4030_set_bias_level(struct snd_soc_codec *codec,
  1298. enum snd_soc_bias_level level)
  1299. {
  1300. switch (level) {
  1301. case SND_SOC_BIAS_ON:
  1302. break;
  1303. case SND_SOC_BIAS_PREPARE:
  1304. break;
  1305. case SND_SOC_BIAS_STANDBY:
  1306. if (codec->bias_level == SND_SOC_BIAS_OFF)
  1307. twl4030_power_up(codec);
  1308. break;
  1309. case SND_SOC_BIAS_OFF:
  1310. twl4030_power_down(codec);
  1311. break;
  1312. }
  1313. codec->bias_level = level;
  1314. return 0;
  1315. }
  1316. static void twl4030_constraints(struct twl4030_priv *twl4030,
  1317. struct snd_pcm_substream *mst_substream)
  1318. {
  1319. struct snd_pcm_substream *slv_substream;
  1320. /* Pick the stream, which need to be constrained */
  1321. if (mst_substream == twl4030->master_substream)
  1322. slv_substream = twl4030->slave_substream;
  1323. else if (mst_substream == twl4030->slave_substream)
  1324. slv_substream = twl4030->master_substream;
  1325. else /* This should not happen.. */
  1326. return;
  1327. /* Set the constraints according to the already configured stream */
  1328. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1329. SNDRV_PCM_HW_PARAM_RATE,
  1330. twl4030->rate,
  1331. twl4030->rate);
  1332. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1333. SNDRV_PCM_HW_PARAM_SAMPLE_BITS,
  1334. twl4030->sample_bits,
  1335. twl4030->sample_bits);
  1336. snd_pcm_hw_constraint_minmax(slv_substream->runtime,
  1337. SNDRV_PCM_HW_PARAM_CHANNELS,
  1338. twl4030->channels,
  1339. twl4030->channels);
  1340. }
  1341. /* In case of 4 channel mode, the RX1 L/R for playback and the TX2 L/R for
  1342. * capture has to be enabled/disabled. */
  1343. static void twl4030_tdm_enable(struct snd_soc_codec *codec, int direction,
  1344. int enable)
  1345. {
  1346. u8 reg, mask;
  1347. reg = twl4030_read_reg_cache(codec, TWL4030_REG_OPTION);
  1348. if (direction == SNDRV_PCM_STREAM_PLAYBACK)
  1349. mask = TWL4030_ARXL1_VRX_EN | TWL4030_ARXR1_EN;
  1350. else
  1351. mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
  1352. if (enable)
  1353. reg |= mask;
  1354. else
  1355. reg &= ~mask;
  1356. twl4030_write(codec, TWL4030_REG_OPTION, reg);
  1357. }
  1358. static int twl4030_startup(struct snd_pcm_substream *substream,
  1359. struct snd_soc_dai *dai)
  1360. {
  1361. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1362. struct snd_soc_device *socdev = rtd->socdev;
  1363. struct snd_soc_codec *codec = socdev->card->codec;
  1364. struct twl4030_priv *twl4030 = codec->private_data;
  1365. if (twl4030->master_substream) {
  1366. twl4030->slave_substream = substream;
  1367. /* The DAI has one configuration for playback and capture, so
  1368. * if the DAI has been already configured then constrain this
  1369. * substream to match it. */
  1370. if (twl4030->configured)
  1371. twl4030_constraints(twl4030, twl4030->master_substream);
  1372. } else {
  1373. if (!(twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE) &
  1374. TWL4030_OPTION_1)) {
  1375. /* In option2 4 channel is not supported, set the
  1376. * constraint for the first stream for channels, the
  1377. * second stream will 'inherit' this cosntraint */
  1378. snd_pcm_hw_constraint_minmax(substream->runtime,
  1379. SNDRV_PCM_HW_PARAM_CHANNELS,
  1380. 2, 2);
  1381. }
  1382. twl4030->master_substream = substream;
  1383. }
  1384. return 0;
  1385. }
  1386. static void twl4030_shutdown(struct snd_pcm_substream *substream,
  1387. struct snd_soc_dai *dai)
  1388. {
  1389. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1390. struct snd_soc_device *socdev = rtd->socdev;
  1391. struct snd_soc_codec *codec = socdev->card->codec;
  1392. struct twl4030_priv *twl4030 = codec->private_data;
  1393. if (twl4030->master_substream == substream)
  1394. twl4030->master_substream = twl4030->slave_substream;
  1395. twl4030->slave_substream = NULL;
  1396. /* If all streams are closed, or the remaining stream has not yet
  1397. * been configured than set the DAI as not configured. */
  1398. if (!twl4030->master_substream)
  1399. twl4030->configured = 0;
  1400. else if (!twl4030->master_substream->runtime->channels)
  1401. twl4030->configured = 0;
  1402. /* If the closing substream had 4 channel, do the necessary cleanup */
  1403. if (substream->runtime->channels == 4)
  1404. twl4030_tdm_enable(codec, substream->stream, 0);
  1405. }
  1406. static int twl4030_hw_params(struct snd_pcm_substream *substream,
  1407. struct snd_pcm_hw_params *params,
  1408. struct snd_soc_dai *dai)
  1409. {
  1410. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1411. struct snd_soc_device *socdev = rtd->socdev;
  1412. struct snd_soc_codec *codec = socdev->card->codec;
  1413. struct twl4030_priv *twl4030 = codec->private_data;
  1414. u8 mode, old_mode, format, old_format;
  1415. /* If the substream has 4 channel, do the necessary setup */
  1416. if (params_channels(params) == 4) {
  1417. format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1418. mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE);
  1419. /* Safety check: are we in the correct operating mode and
  1420. * the interface is in TDM mode? */
  1421. if ((mode & TWL4030_OPTION_1) &&
  1422. ((format & TWL4030_AIF_FORMAT) == TWL4030_AIF_FORMAT_TDM))
  1423. twl4030_tdm_enable(codec, substream->stream, 1);
  1424. else
  1425. return -EINVAL;
  1426. }
  1427. if (twl4030->configured)
  1428. /* Ignoring hw_params for already configured DAI */
  1429. return 0;
  1430. /* bit rate */
  1431. old_mode = twl4030_read_reg_cache(codec,
  1432. TWL4030_REG_CODEC_MODE) & ~TWL4030_CODECPDZ;
  1433. mode = old_mode & ~TWL4030_APLL_RATE;
  1434. switch (params_rate(params)) {
  1435. case 8000:
  1436. mode |= TWL4030_APLL_RATE_8000;
  1437. break;
  1438. case 11025:
  1439. mode |= TWL4030_APLL_RATE_11025;
  1440. break;
  1441. case 12000:
  1442. mode |= TWL4030_APLL_RATE_12000;
  1443. break;
  1444. case 16000:
  1445. mode |= TWL4030_APLL_RATE_16000;
  1446. break;
  1447. case 22050:
  1448. mode |= TWL4030_APLL_RATE_22050;
  1449. break;
  1450. case 24000:
  1451. mode |= TWL4030_APLL_RATE_24000;
  1452. break;
  1453. case 32000:
  1454. mode |= TWL4030_APLL_RATE_32000;
  1455. break;
  1456. case 44100:
  1457. mode |= TWL4030_APLL_RATE_44100;
  1458. break;
  1459. case 48000:
  1460. mode |= TWL4030_APLL_RATE_48000;
  1461. break;
  1462. case 96000:
  1463. mode |= TWL4030_APLL_RATE_96000;
  1464. break;
  1465. default:
  1466. printk(KERN_ERR "TWL4030 hw params: unknown rate %d\n",
  1467. params_rate(params));
  1468. return -EINVAL;
  1469. }
  1470. if (mode != old_mode) {
  1471. /* change rate and set CODECPDZ */
  1472. twl4030_codec_enable(codec, 0);
  1473. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1474. twl4030_codec_enable(codec, 1);
  1475. }
  1476. /* sample size */
  1477. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1478. format = old_format;
  1479. format &= ~TWL4030_DATA_WIDTH;
  1480. switch (params_format(params)) {
  1481. case SNDRV_PCM_FORMAT_S16_LE:
  1482. format |= TWL4030_DATA_WIDTH_16S_16W;
  1483. break;
  1484. case SNDRV_PCM_FORMAT_S24_LE:
  1485. format |= TWL4030_DATA_WIDTH_32S_24W;
  1486. break;
  1487. default:
  1488. printk(KERN_ERR "TWL4030 hw params: unknown format %d\n",
  1489. params_format(params));
  1490. return -EINVAL;
  1491. }
  1492. if (format != old_format) {
  1493. /* clear CODECPDZ before changing format (codec requirement) */
  1494. twl4030_codec_enable(codec, 0);
  1495. /* change format */
  1496. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1497. /* set CODECPDZ afterwards */
  1498. twl4030_codec_enable(codec, 1);
  1499. }
  1500. /* Store the important parameters for the DAI configuration and set
  1501. * the DAI as configured */
  1502. twl4030->configured = 1;
  1503. twl4030->rate = params_rate(params);
  1504. twl4030->sample_bits = hw_param_interval(params,
  1505. SNDRV_PCM_HW_PARAM_SAMPLE_BITS)->min;
  1506. twl4030->channels = params_channels(params);
  1507. /* If both playback and capture streams are open, and one of them
  1508. * is setting the hw parameters right now (since we are here), set
  1509. * constraints to the other stream to match the current one. */
  1510. if (twl4030->slave_substream)
  1511. twl4030_constraints(twl4030, substream);
  1512. return 0;
  1513. }
  1514. static int twl4030_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  1515. int clk_id, unsigned int freq, int dir)
  1516. {
  1517. struct snd_soc_codec *codec = codec_dai->codec;
  1518. struct twl4030_priv *twl4030 = codec->private_data;
  1519. switch (freq) {
  1520. case 19200000:
  1521. case 26000000:
  1522. case 38400000:
  1523. break;
  1524. default:
  1525. dev_err(codec->dev, "Unsupported APLL mclk: %u\n", freq);
  1526. return -EINVAL;
  1527. }
  1528. if ((freq / 1000) != twl4030->sysclk) {
  1529. dev_err(codec->dev,
  1530. "Mismatch in APLL mclk: %u (configured: %u)\n",
  1531. freq, twl4030->sysclk * 1000);
  1532. return -EINVAL;
  1533. }
  1534. return 0;
  1535. }
  1536. static int twl4030_set_dai_fmt(struct snd_soc_dai *codec_dai,
  1537. unsigned int fmt)
  1538. {
  1539. struct snd_soc_codec *codec = codec_dai->codec;
  1540. u8 old_format, format;
  1541. /* get format */
  1542. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1543. format = old_format;
  1544. /* set master/slave audio interface */
  1545. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1546. case SND_SOC_DAIFMT_CBM_CFM:
  1547. format &= ~(TWL4030_AIF_SLAVE_EN);
  1548. format &= ~(TWL4030_CLK256FS_EN);
  1549. break;
  1550. case SND_SOC_DAIFMT_CBS_CFS:
  1551. format |= TWL4030_AIF_SLAVE_EN;
  1552. format |= TWL4030_CLK256FS_EN;
  1553. break;
  1554. default:
  1555. return -EINVAL;
  1556. }
  1557. /* interface format */
  1558. format &= ~TWL4030_AIF_FORMAT;
  1559. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  1560. case SND_SOC_DAIFMT_I2S:
  1561. format |= TWL4030_AIF_FORMAT_CODEC;
  1562. break;
  1563. case SND_SOC_DAIFMT_DSP_A:
  1564. format |= TWL4030_AIF_FORMAT_TDM;
  1565. break;
  1566. default:
  1567. return -EINVAL;
  1568. }
  1569. if (format != old_format) {
  1570. /* clear CODECPDZ before changing format (codec requirement) */
  1571. twl4030_codec_enable(codec, 0);
  1572. /* change format */
  1573. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1574. /* set CODECPDZ afterwards */
  1575. twl4030_codec_enable(codec, 1);
  1576. }
  1577. return 0;
  1578. }
  1579. static int twl4030_set_tristate(struct snd_soc_dai *dai, int tristate)
  1580. {
  1581. struct snd_soc_codec *codec = dai->codec;
  1582. u8 reg = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1583. if (tristate)
  1584. reg |= TWL4030_AIF_TRI_EN;
  1585. else
  1586. reg &= ~TWL4030_AIF_TRI_EN;
  1587. return twl4030_write(codec, TWL4030_REG_AUDIO_IF, reg);
  1588. }
  1589. /* In case of voice mode, the RX1 L(VRX) for downlink and the TX2 L/R
  1590. * (VTXL, VTXR) for uplink has to be enabled/disabled. */
  1591. static void twl4030_voice_enable(struct snd_soc_codec *codec, int direction,
  1592. int enable)
  1593. {
  1594. u8 reg, mask;
  1595. reg = twl4030_read_reg_cache(codec, TWL4030_REG_OPTION);
  1596. if (direction == SNDRV_PCM_STREAM_PLAYBACK)
  1597. mask = TWL4030_ARXL1_VRX_EN;
  1598. else
  1599. mask = TWL4030_ATXL2_VTXL_EN | TWL4030_ATXR2_VTXR_EN;
  1600. if (enable)
  1601. reg |= mask;
  1602. else
  1603. reg &= ~mask;
  1604. twl4030_write(codec, TWL4030_REG_OPTION, reg);
  1605. }
  1606. static int twl4030_voice_startup(struct snd_pcm_substream *substream,
  1607. struct snd_soc_dai *dai)
  1608. {
  1609. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1610. struct snd_soc_device *socdev = rtd->socdev;
  1611. struct snd_soc_codec *codec = socdev->card->codec;
  1612. struct twl4030_priv *twl4030 = codec->private_data;
  1613. u8 mode;
  1614. /* If the system master clock is not 26MHz, the voice PCM interface is
  1615. * not avilable.
  1616. */
  1617. if (twl4030->sysclk != 26000) {
  1618. dev_err(codec->dev, "The board is configured for %u Hz, while"
  1619. "the Voice interface needs 26MHz APLL mclk\n",
  1620. twl4030->sysclk * 1000);
  1621. return -EINVAL;
  1622. }
  1623. /* If the codec mode is not option2, the voice PCM interface is not
  1624. * avilable.
  1625. */
  1626. mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE)
  1627. & TWL4030_OPT_MODE;
  1628. if (mode != TWL4030_OPTION_2) {
  1629. printk(KERN_ERR "TWL4030 voice startup: "
  1630. "the codec mode is not option2\n");
  1631. return -EINVAL;
  1632. }
  1633. return 0;
  1634. }
  1635. static void twl4030_voice_shutdown(struct snd_pcm_substream *substream,
  1636. struct snd_soc_dai *dai)
  1637. {
  1638. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1639. struct snd_soc_device *socdev = rtd->socdev;
  1640. struct snd_soc_codec *codec = socdev->card->codec;
  1641. /* Enable voice digital filters */
  1642. twl4030_voice_enable(codec, substream->stream, 0);
  1643. }
  1644. static int twl4030_voice_hw_params(struct snd_pcm_substream *substream,
  1645. struct snd_pcm_hw_params *params, struct snd_soc_dai *dai)
  1646. {
  1647. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1648. struct snd_soc_device *socdev = rtd->socdev;
  1649. struct snd_soc_codec *codec = socdev->card->codec;
  1650. u8 old_mode, mode;
  1651. /* Enable voice digital filters */
  1652. twl4030_voice_enable(codec, substream->stream, 1);
  1653. /* bit rate */
  1654. old_mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE)
  1655. & ~(TWL4030_CODECPDZ);
  1656. mode = old_mode;
  1657. switch (params_rate(params)) {
  1658. case 8000:
  1659. mode &= ~(TWL4030_SEL_16K);
  1660. break;
  1661. case 16000:
  1662. mode |= TWL4030_SEL_16K;
  1663. break;
  1664. default:
  1665. printk(KERN_ERR "TWL4030 voice hw params: unknown rate %d\n",
  1666. params_rate(params));
  1667. return -EINVAL;
  1668. }
  1669. if (mode != old_mode) {
  1670. /* change rate and set CODECPDZ */
  1671. twl4030_codec_enable(codec, 0);
  1672. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1673. twl4030_codec_enable(codec, 1);
  1674. }
  1675. return 0;
  1676. }
  1677. static int twl4030_voice_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  1678. int clk_id, unsigned int freq, int dir)
  1679. {
  1680. struct snd_soc_codec *codec = codec_dai->codec;
  1681. struct twl4030_priv *twl4030 = codec->private_data;
  1682. if (freq != 26000000) {
  1683. dev_err(codec->dev, "Unsupported APLL mclk: %u, the Voice"
  1684. "interface needs 26MHz APLL mclk\n", freq);
  1685. return -EINVAL;
  1686. }
  1687. if ((freq / 1000) != twl4030->sysclk) {
  1688. dev_err(codec->dev,
  1689. "Mismatch in APLL mclk: %u (configured: %u)\n",
  1690. freq, twl4030->sysclk * 1000);
  1691. return -EINVAL;
  1692. }
  1693. return 0;
  1694. }
  1695. static int twl4030_voice_set_dai_fmt(struct snd_soc_dai *codec_dai,
  1696. unsigned int fmt)
  1697. {
  1698. struct snd_soc_codec *codec = codec_dai->codec;
  1699. u8 old_format, format;
  1700. /* get format */
  1701. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_VOICE_IF);
  1702. format = old_format;
  1703. /* set master/slave audio interface */
  1704. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1705. case SND_SOC_DAIFMT_CBM_CFM:
  1706. format &= ~(TWL4030_VIF_SLAVE_EN);
  1707. break;
  1708. case SND_SOC_DAIFMT_CBS_CFS:
  1709. format |= TWL4030_VIF_SLAVE_EN;
  1710. break;
  1711. default:
  1712. return -EINVAL;
  1713. }
  1714. /* clock inversion */
  1715. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  1716. case SND_SOC_DAIFMT_IB_NF:
  1717. format &= ~(TWL4030_VIF_FORMAT);
  1718. break;
  1719. case SND_SOC_DAIFMT_NB_IF:
  1720. format |= TWL4030_VIF_FORMAT;
  1721. break;
  1722. default:
  1723. return -EINVAL;
  1724. }
  1725. if (format != old_format) {
  1726. /* change format and set CODECPDZ */
  1727. twl4030_codec_enable(codec, 0);
  1728. twl4030_write(codec, TWL4030_REG_VOICE_IF, format);
  1729. twl4030_codec_enable(codec, 1);
  1730. }
  1731. return 0;
  1732. }
  1733. static int twl4030_voice_set_tristate(struct snd_soc_dai *dai, int tristate)
  1734. {
  1735. struct snd_soc_codec *codec = dai->codec;
  1736. u8 reg = twl4030_read_reg_cache(codec, TWL4030_REG_VOICE_IF);
  1737. if (tristate)
  1738. reg |= TWL4030_VIF_TRI_EN;
  1739. else
  1740. reg &= ~TWL4030_VIF_TRI_EN;
  1741. return twl4030_write(codec, TWL4030_REG_VOICE_IF, reg);
  1742. }
  1743. #define TWL4030_RATES (SNDRV_PCM_RATE_8000_48000)
  1744. #define TWL4030_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FORMAT_S24_LE)
  1745. static struct snd_soc_dai_ops twl4030_dai_ops = {
  1746. .startup = twl4030_startup,
  1747. .shutdown = twl4030_shutdown,
  1748. .hw_params = twl4030_hw_params,
  1749. .set_sysclk = twl4030_set_dai_sysclk,
  1750. .set_fmt = twl4030_set_dai_fmt,
  1751. .set_tristate = twl4030_set_tristate,
  1752. };
  1753. static struct snd_soc_dai_ops twl4030_dai_voice_ops = {
  1754. .startup = twl4030_voice_startup,
  1755. .shutdown = twl4030_voice_shutdown,
  1756. .hw_params = twl4030_voice_hw_params,
  1757. .set_sysclk = twl4030_voice_set_dai_sysclk,
  1758. .set_fmt = twl4030_voice_set_dai_fmt,
  1759. .set_tristate = twl4030_voice_set_tristate,
  1760. };
  1761. struct snd_soc_dai twl4030_dai[] = {
  1762. {
  1763. .name = "twl4030",
  1764. .playback = {
  1765. .stream_name = "HiFi Playback",
  1766. .channels_min = 2,
  1767. .channels_max = 4,
  1768. .rates = TWL4030_RATES | SNDRV_PCM_RATE_96000,
  1769. .formats = TWL4030_FORMATS,},
  1770. .capture = {
  1771. .stream_name = "Capture",
  1772. .channels_min = 2,
  1773. .channels_max = 4,
  1774. .rates = TWL4030_RATES,
  1775. .formats = TWL4030_FORMATS,},
  1776. .ops = &twl4030_dai_ops,
  1777. },
  1778. {
  1779. .name = "twl4030 Voice",
  1780. .playback = {
  1781. .stream_name = "Voice Playback",
  1782. .channels_min = 1,
  1783. .channels_max = 1,
  1784. .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
  1785. .formats = SNDRV_PCM_FMTBIT_S16_LE,},
  1786. .capture = {
  1787. .stream_name = "Capture",
  1788. .channels_min = 1,
  1789. .channels_max = 2,
  1790. .rates = SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000,
  1791. .formats = SNDRV_PCM_FMTBIT_S16_LE,},
  1792. .ops = &twl4030_dai_voice_ops,
  1793. },
  1794. };
  1795. EXPORT_SYMBOL_GPL(twl4030_dai);
  1796. static int twl4030_soc_suspend(struct platform_device *pdev, pm_message_t state)
  1797. {
  1798. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1799. struct snd_soc_codec *codec = socdev->card->codec;
  1800. twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
  1801. return 0;
  1802. }
  1803. static int twl4030_soc_resume(struct platform_device *pdev)
  1804. {
  1805. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1806. struct snd_soc_codec *codec = socdev->card->codec;
  1807. twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  1808. twl4030_set_bias_level(codec, codec->suspend_bias_level);
  1809. return 0;
  1810. }
  1811. static struct snd_soc_codec *twl4030_codec;
  1812. static int twl4030_soc_probe(struct platform_device *pdev)
  1813. {
  1814. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1815. struct twl4030_setup_data *setup = socdev->codec_data;
  1816. struct snd_soc_codec *codec;
  1817. struct twl4030_priv *twl4030;
  1818. int ret;
  1819. BUG_ON(!twl4030_codec);
  1820. codec = twl4030_codec;
  1821. twl4030 = codec->private_data;
  1822. socdev->card->codec = codec;
  1823. /* Configuration for headset ramp delay from setup data */
  1824. if (setup) {
  1825. unsigned char hs_pop;
  1826. if (setup->sysclk != twl4030->sysclk)
  1827. dev_warn(&pdev->dev,
  1828. "Mismatch in APLL mclk: %u (configured: %u)\n",
  1829. setup->sysclk, twl4030->sysclk);
  1830. hs_pop = twl4030_read_reg_cache(codec, TWL4030_REG_HS_POPN_SET);
  1831. hs_pop &= ~TWL4030_RAMP_DELAY;
  1832. hs_pop |= (setup->ramp_delay_value << 2);
  1833. twl4030_write_reg_cache(codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  1834. }
  1835. /* register pcms */
  1836. ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
  1837. if (ret < 0) {
  1838. dev_err(&pdev->dev, "failed to create pcms\n");
  1839. return ret;
  1840. }
  1841. snd_soc_add_controls(codec, twl4030_snd_controls,
  1842. ARRAY_SIZE(twl4030_snd_controls));
  1843. twl4030_add_widgets(codec);
  1844. return 0;
  1845. }
  1846. static int twl4030_soc_remove(struct platform_device *pdev)
  1847. {
  1848. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1849. struct snd_soc_codec *codec = socdev->card->codec;
  1850. twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
  1851. snd_soc_free_pcms(socdev);
  1852. snd_soc_dapm_free(socdev);
  1853. kfree(codec->private_data);
  1854. kfree(codec);
  1855. return 0;
  1856. }
  1857. static int __devinit twl4030_codec_probe(struct platform_device *pdev)
  1858. {
  1859. struct twl4030_codec_audio_data *pdata = pdev->dev.platform_data;
  1860. struct snd_soc_codec *codec;
  1861. struct twl4030_priv *twl4030;
  1862. int ret;
  1863. if (!pdata) {
  1864. dev_err(&pdev->dev, "platform_data is missing\n");
  1865. return -EINVAL;
  1866. }
  1867. twl4030 = kzalloc(sizeof(struct twl4030_priv), GFP_KERNEL);
  1868. if (twl4030 == NULL) {
  1869. dev_err(&pdev->dev, "Can not allocate memroy\n");
  1870. return -ENOMEM;
  1871. }
  1872. codec = &twl4030->codec;
  1873. codec->private_data = twl4030;
  1874. codec->dev = &pdev->dev;
  1875. twl4030_dai[0].dev = &pdev->dev;
  1876. twl4030_dai[1].dev = &pdev->dev;
  1877. mutex_init(&codec->mutex);
  1878. INIT_LIST_HEAD(&codec->dapm_widgets);
  1879. INIT_LIST_HEAD(&codec->dapm_paths);
  1880. codec->name = "twl4030";
  1881. codec->owner = THIS_MODULE;
  1882. codec->read = twl4030_read_reg_cache;
  1883. codec->write = twl4030_write;
  1884. codec->set_bias_level = twl4030_set_bias_level;
  1885. codec->dai = twl4030_dai;
  1886. codec->num_dai = ARRAY_SIZE(twl4030_dai),
  1887. codec->reg_cache_size = sizeof(twl4030_reg);
  1888. codec->reg_cache = kmemdup(twl4030_reg, sizeof(twl4030_reg),
  1889. GFP_KERNEL);
  1890. if (codec->reg_cache == NULL) {
  1891. ret = -ENOMEM;
  1892. goto error_cache;
  1893. }
  1894. platform_set_drvdata(pdev, twl4030);
  1895. twl4030_codec = codec;
  1896. /* Set the defaults, and power up the codec */
  1897. twl4030->sysclk = twl4030_codec_get_mclk() / 1000;
  1898. twl4030_init_chip(codec);
  1899. codec->bias_level = SND_SOC_BIAS_OFF;
  1900. twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  1901. ret = snd_soc_register_codec(codec);
  1902. if (ret != 0) {
  1903. dev_err(codec->dev, "Failed to register codec: %d\n", ret);
  1904. goto error_codec;
  1905. }
  1906. ret = snd_soc_register_dais(&twl4030_dai[0], ARRAY_SIZE(twl4030_dai));
  1907. if (ret != 0) {
  1908. dev_err(codec->dev, "Failed to register DAIs: %d\n", ret);
  1909. snd_soc_unregister_codec(codec);
  1910. goto error_codec;
  1911. }
  1912. return 0;
  1913. error_codec:
  1914. twl4030_power_down(codec);
  1915. kfree(codec->reg_cache);
  1916. error_cache:
  1917. kfree(twl4030);
  1918. return ret;
  1919. }
  1920. static int __devexit twl4030_codec_remove(struct platform_device *pdev)
  1921. {
  1922. struct twl4030_priv *twl4030 = platform_get_drvdata(pdev);
  1923. kfree(twl4030);
  1924. twl4030_codec = NULL;
  1925. return 0;
  1926. }
  1927. MODULE_ALIAS("platform:twl4030_codec_audio");
  1928. static struct platform_driver twl4030_codec_driver = {
  1929. .probe = twl4030_codec_probe,
  1930. .remove = __devexit_p(twl4030_codec_remove),
  1931. .driver = {
  1932. .name = "twl4030_codec_audio",
  1933. .owner = THIS_MODULE,
  1934. },
  1935. };
  1936. static int __init twl4030_modinit(void)
  1937. {
  1938. return platform_driver_register(&twl4030_codec_driver);
  1939. }
  1940. module_init(twl4030_modinit);
  1941. static void __exit twl4030_exit(void)
  1942. {
  1943. platform_driver_unregister(&twl4030_codec_driver);
  1944. }
  1945. module_exit(twl4030_exit);
  1946. struct snd_soc_codec_device soc_codec_dev_twl4030 = {
  1947. .probe = twl4030_soc_probe,
  1948. .remove = twl4030_soc_remove,
  1949. .suspend = twl4030_soc_suspend,
  1950. .resume = twl4030_soc_resume,
  1951. };
  1952. EXPORT_SYMBOL_GPL(soc_codec_dev_twl4030);
  1953. MODULE_DESCRIPTION("ASoC TWL4030 codec driver");
  1954. MODULE_AUTHOR("Steve Sakoman");
  1955. MODULE_LICENSE("GPL");