attach.c 9.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362
  1. /*
  2. * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
  3. * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
  4. *
  5. * Permission to use, copy, modify, and distribute this software for any
  6. * purpose with or without fee is hereby granted, provided that the above
  7. * copyright notice and this permission notice appear in all copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  10. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  12. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  13. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  14. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  15. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  16. *
  17. */
  18. /*************************************\
  19. * Attach/Detach Functions and helpers *
  20. \*************************************/
  21. #include <linux/pci.h>
  22. #include "ath5k.h"
  23. #include "reg.h"
  24. #include "debug.h"
  25. #include "base.h"
  26. /**
  27. * ath5k_hw_post - Power On Self Test helper function
  28. *
  29. * @ah: The &struct ath5k_hw
  30. */
  31. static int ath5k_hw_post(struct ath5k_hw *ah)
  32. {
  33. static const u32 static_pattern[4] = {
  34. 0x55555555, 0xaaaaaaaa,
  35. 0x66666666, 0x99999999
  36. };
  37. static const u16 regs[2] = { AR5K_STA_ID0, AR5K_PHY(8) };
  38. int i, c;
  39. u16 cur_reg;
  40. u32 var_pattern;
  41. u32 init_val;
  42. u32 cur_val;
  43. for (c = 0; c < 2; c++) {
  44. cur_reg = regs[c];
  45. /* Save previous value */
  46. init_val = ath5k_hw_reg_read(ah, cur_reg);
  47. for (i = 0; i < 256; i++) {
  48. var_pattern = i << 16 | i;
  49. ath5k_hw_reg_write(ah, var_pattern, cur_reg);
  50. cur_val = ath5k_hw_reg_read(ah, cur_reg);
  51. if (cur_val != var_pattern) {
  52. ATH5K_ERR(ah->ah_sc, "POST Failed !!!\n");
  53. return -EAGAIN;
  54. }
  55. /* Found on ndiswrapper dumps */
  56. var_pattern = 0x0039080f;
  57. ath5k_hw_reg_write(ah, var_pattern, cur_reg);
  58. }
  59. for (i = 0; i < 4; i++) {
  60. var_pattern = static_pattern[i];
  61. ath5k_hw_reg_write(ah, var_pattern, cur_reg);
  62. cur_val = ath5k_hw_reg_read(ah, cur_reg);
  63. if (cur_val != var_pattern) {
  64. ATH5K_ERR(ah->ah_sc, "POST Failed !!!\n");
  65. return -EAGAIN;
  66. }
  67. /* Found on ndiswrapper dumps */
  68. var_pattern = 0x003b080f;
  69. ath5k_hw_reg_write(ah, var_pattern, cur_reg);
  70. }
  71. /* Restore previous value */
  72. ath5k_hw_reg_write(ah, init_val, cur_reg);
  73. }
  74. return 0;
  75. }
  76. /**
  77. * ath5k_hw_attach - Check if hw is supported and init the needed structs
  78. *
  79. * @sc: The &struct ath5k_softc we got from the driver's attach function
  80. *
  81. * Check if the device is supported, perform a POST and initialize the needed
  82. * structs. Returns -ENOMEM if we don't have memory for the needed structs,
  83. * -ENODEV if the device is not supported or prints an error msg if something
  84. * else went wrong.
  85. */
  86. int ath5k_hw_attach(struct ath5k_softc *sc)
  87. {
  88. struct ath5k_hw *ah = sc->ah;
  89. struct ath_common *common = ath5k_hw_common(ah);
  90. struct pci_dev *pdev = sc->pdev;
  91. struct ath5k_eeprom_info *ee;
  92. int ret;
  93. u32 srev;
  94. /*
  95. * HW information
  96. */
  97. ah->ah_op_mode = NL80211_IFTYPE_STATION;
  98. ah->ah_radar.r_enabled = AR5K_TUNE_RADAR_ALERT;
  99. ah->ah_turbo = false;
  100. ah->ah_txpower.txp_tpc = AR5K_TUNE_TPC_TXPOWER;
  101. ah->ah_imr = 0;
  102. ah->ah_atim_window = 0;
  103. ah->ah_aifs = AR5K_TUNE_AIFS;
  104. ah->ah_cw_min = AR5K_TUNE_CWMIN;
  105. ah->ah_limit_tx_retries = AR5K_INIT_TX_RETRY;
  106. ah->ah_software_retry = false;
  107. /*
  108. * Find the mac version
  109. */
  110. srev = ath5k_hw_reg_read(ah, AR5K_SREV);
  111. if (srev < AR5K_SREV_AR5311)
  112. ah->ah_version = AR5K_AR5210;
  113. else if (srev < AR5K_SREV_AR5212)
  114. ah->ah_version = AR5K_AR5211;
  115. else
  116. ah->ah_version = AR5K_AR5212;
  117. /*Fill the ath5k_hw struct with the needed functions*/
  118. ret = ath5k_hw_init_desc_functions(ah);
  119. if (ret)
  120. goto err_free;
  121. /* Bring device out of sleep and reset it's units */
  122. ret = ath5k_hw_nic_wakeup(ah, 0, true);
  123. if (ret)
  124. goto err_free;
  125. /* Get MAC, PHY and RADIO revisions */
  126. ah->ah_mac_srev = srev;
  127. ah->ah_mac_version = AR5K_REG_MS(srev, AR5K_SREV_VER);
  128. ah->ah_mac_revision = AR5K_REG_MS(srev, AR5K_SREV_REV);
  129. ah->ah_phy_revision = ath5k_hw_reg_read(ah, AR5K_PHY_CHIP_ID) &
  130. 0xffffffff;
  131. ah->ah_radio_5ghz_revision = ath5k_hw_radio_revision(ah,
  132. CHANNEL_5GHZ);
  133. ah->ah_phy = AR5K_PHY(0);
  134. /* Try to identify radio chip based on it's srev */
  135. switch (ah->ah_radio_5ghz_revision & 0xf0) {
  136. case AR5K_SREV_RAD_5111:
  137. ah->ah_radio = AR5K_RF5111;
  138. ah->ah_single_chip = false;
  139. ah->ah_radio_2ghz_revision = ath5k_hw_radio_revision(ah,
  140. CHANNEL_2GHZ);
  141. break;
  142. case AR5K_SREV_RAD_5112:
  143. case AR5K_SREV_RAD_2112:
  144. ah->ah_radio = AR5K_RF5112;
  145. ah->ah_single_chip = false;
  146. ah->ah_radio_2ghz_revision = ath5k_hw_radio_revision(ah,
  147. CHANNEL_2GHZ);
  148. break;
  149. case AR5K_SREV_RAD_2413:
  150. ah->ah_radio = AR5K_RF2413;
  151. ah->ah_single_chip = true;
  152. break;
  153. case AR5K_SREV_RAD_5413:
  154. ah->ah_radio = AR5K_RF5413;
  155. ah->ah_single_chip = true;
  156. break;
  157. case AR5K_SREV_RAD_2316:
  158. ah->ah_radio = AR5K_RF2316;
  159. ah->ah_single_chip = true;
  160. break;
  161. case AR5K_SREV_RAD_2317:
  162. ah->ah_radio = AR5K_RF2317;
  163. ah->ah_single_chip = true;
  164. break;
  165. case AR5K_SREV_RAD_5424:
  166. if (ah->ah_mac_version == AR5K_SREV_AR2425 ||
  167. ah->ah_mac_version == AR5K_SREV_AR2417){
  168. ah->ah_radio = AR5K_RF2425;
  169. ah->ah_single_chip = true;
  170. } else {
  171. ah->ah_radio = AR5K_RF5413;
  172. ah->ah_single_chip = true;
  173. }
  174. break;
  175. default:
  176. /* Identify radio based on mac/phy srev */
  177. if (ah->ah_version == AR5K_AR5210) {
  178. ah->ah_radio = AR5K_RF5110;
  179. ah->ah_single_chip = false;
  180. } else if (ah->ah_version == AR5K_AR5211) {
  181. ah->ah_radio = AR5K_RF5111;
  182. ah->ah_single_chip = false;
  183. ah->ah_radio_2ghz_revision = ath5k_hw_radio_revision(ah,
  184. CHANNEL_2GHZ);
  185. } else if (ah->ah_mac_version == (AR5K_SREV_AR2425 >> 4) ||
  186. ah->ah_mac_version == (AR5K_SREV_AR2417 >> 4) ||
  187. ah->ah_phy_revision == AR5K_SREV_PHY_2425) {
  188. ah->ah_radio = AR5K_RF2425;
  189. ah->ah_single_chip = true;
  190. ah->ah_radio_5ghz_revision = AR5K_SREV_RAD_2425;
  191. } else if (srev == AR5K_SREV_AR5213A &&
  192. ah->ah_phy_revision == AR5K_SREV_PHY_5212B) {
  193. ah->ah_radio = AR5K_RF5112;
  194. ah->ah_single_chip = false;
  195. ah->ah_radio_5ghz_revision = AR5K_SREV_RAD_5112B;
  196. } else if (ah->ah_mac_version == (AR5K_SREV_AR2415 >> 4)) {
  197. ah->ah_radio = AR5K_RF2316;
  198. ah->ah_single_chip = true;
  199. ah->ah_radio_5ghz_revision = AR5K_SREV_RAD_2316;
  200. } else if (ah->ah_mac_version == (AR5K_SREV_AR5414 >> 4) ||
  201. ah->ah_phy_revision == AR5K_SREV_PHY_5413) {
  202. ah->ah_radio = AR5K_RF5413;
  203. ah->ah_single_chip = true;
  204. ah->ah_radio_5ghz_revision = AR5K_SREV_RAD_5413;
  205. } else if (ah->ah_mac_version == (AR5K_SREV_AR2414 >> 4) ||
  206. ah->ah_phy_revision == AR5K_SREV_PHY_2413) {
  207. ah->ah_radio = AR5K_RF2413;
  208. ah->ah_single_chip = true;
  209. ah->ah_radio_5ghz_revision = AR5K_SREV_RAD_2413;
  210. } else {
  211. ATH5K_ERR(sc, "Couldn't identify radio revision.\n");
  212. ret = -ENODEV;
  213. goto err_free;
  214. }
  215. }
  216. /* Return on unsuported chips (unsupported eeprom etc) */
  217. if ((srev >= AR5K_SREV_AR5416) &&
  218. (srev < AR5K_SREV_AR2425)) {
  219. ATH5K_ERR(sc, "Device not yet supported.\n");
  220. ret = -ENODEV;
  221. goto err_free;
  222. }
  223. /*
  224. * POST
  225. */
  226. ret = ath5k_hw_post(ah);
  227. if (ret)
  228. goto err_free;
  229. /* Enable pci core retry fix on Hainan (5213A) and later chips */
  230. if (srev >= AR5K_SREV_AR5213A)
  231. AR5K_REG_ENABLE_BITS(ah, AR5K_PCICFG, AR5K_PCICFG_RETRY_FIX);
  232. /*
  233. * Get card capabilities, calibration values etc
  234. * TODO: EEPROM work
  235. */
  236. ret = ath5k_eeprom_init(ah);
  237. if (ret) {
  238. ATH5K_ERR(sc, "unable to init EEPROM\n");
  239. goto err_free;
  240. }
  241. ee = &ah->ah_capabilities.cap_eeprom;
  242. /*
  243. * Write PCI-E power save settings
  244. */
  245. if ((ah->ah_version == AR5K_AR5212) && (pdev->is_pcie)) {
  246. ath5k_hw_reg_write(ah, 0x9248fc00, AR5K_PCIE_SERDES);
  247. ath5k_hw_reg_write(ah, 0x24924924, AR5K_PCIE_SERDES);
  248. /* Shut off RX when elecidle is asserted */
  249. ath5k_hw_reg_write(ah, 0x28000039, AR5K_PCIE_SERDES);
  250. ath5k_hw_reg_write(ah, 0x53160824, AR5K_PCIE_SERDES);
  251. /* If serdes programing is enabled, increase PCI-E
  252. * tx power for systems with long trace from host
  253. * to minicard connector. */
  254. if (ee->ee_serdes)
  255. ath5k_hw_reg_write(ah, 0xe5980579, AR5K_PCIE_SERDES);
  256. else
  257. ath5k_hw_reg_write(ah, 0xf6800579, AR5K_PCIE_SERDES);
  258. /* Shut off PLL and CLKREQ active in L1 */
  259. ath5k_hw_reg_write(ah, 0x001defff, AR5K_PCIE_SERDES);
  260. /* Preserve other settings */
  261. ath5k_hw_reg_write(ah, 0x1aaabe40, AR5K_PCIE_SERDES);
  262. ath5k_hw_reg_write(ah, 0xbe105554, AR5K_PCIE_SERDES);
  263. ath5k_hw_reg_write(ah, 0x000e3007, AR5K_PCIE_SERDES);
  264. /* Reset SERDES to load new settings */
  265. ath5k_hw_reg_write(ah, 0x00000000, AR5K_PCIE_SERDES_RESET);
  266. mdelay(1);
  267. }
  268. /* Get misc capabilities */
  269. ret = ath5k_hw_set_capabilities(ah);
  270. if (ret) {
  271. ATH5K_ERR(sc, "unable to get device capabilities: 0x%04x\n",
  272. sc->pdev->device);
  273. goto err_free;
  274. }
  275. /* Crypto settings */
  276. ah->ah_aes_support = srev >= AR5K_SREV_AR5212_V4 &&
  277. (ee->ee_version >= AR5K_EEPROM_VERSION_5_0 &&
  278. !AR5K_EEPROM_AES_DIS(ee->ee_misc5));
  279. if (srev >= AR5K_SREV_AR2414) {
  280. ah->ah_combined_mic = true;
  281. AR5K_REG_ENABLE_BITS(ah, AR5K_MISC_MODE,
  282. AR5K_MISC_MODE_COMBINED_MIC);
  283. }
  284. /* MAC address is cleared until add_interface */
  285. ath5k_hw_set_lladdr(ah, (u8[ETH_ALEN]){});
  286. /* Set BSSID to bcast address: ff:ff:ff:ff:ff:ff for now */
  287. memcpy(common->curbssid, ath_bcast_mac, ETH_ALEN);
  288. ath5k_hw_set_associd(ah);
  289. ath5k_hw_set_opmode(ah);
  290. ath5k_hw_rfgain_opt_init(ah);
  291. ath5k_hw_init_nfcal_hist(ah);
  292. /* turn on HW LEDs */
  293. ath5k_hw_set_ledstate(ah, AR5K_LED_INIT);
  294. return 0;
  295. err_free:
  296. kfree(ah);
  297. return ret;
  298. }
  299. /**
  300. * ath5k_hw_detach - Free the ath5k_hw struct
  301. *
  302. * @ah: The &struct ath5k_hw
  303. */
  304. void ath5k_hw_detach(struct ath5k_hw *ah)
  305. {
  306. ATH5K_TRACE(ah->ah_sc);
  307. __set_bit(ATH_STAT_INVALID, ah->ah_sc->status);
  308. if (ah->ah_rf_banks != NULL)
  309. kfree(ah->ah_rf_banks);
  310. ath5k_eeprom_detach(ah);
  311. /* assume interrupts are down */
  312. }