ath.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117
  1. /*
  2. * Copyright (c) 2008-2009 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef ATH_H
  17. #define ATH_H
  18. #include <linux/skbuff.h>
  19. #include <linux/if_ether.h>
  20. #include <net/mac80211.h>
  21. /*
  22. * The key cache is used for h/w cipher state and also for
  23. * tracking station state such as the current tx antenna.
  24. * We also setup a mapping table between key cache slot indices
  25. * and station state to short-circuit node lookups on rx.
  26. * Different parts have different size key caches. We handle
  27. * up to ATH_KEYMAX entries (could dynamically allocate state).
  28. */
  29. #define ATH_KEYMAX 128 /* max key cache size we handle */
  30. static const u8 ath_bcast_mac[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
  31. struct ath_ani {
  32. bool caldone;
  33. int16_t noise_floor;
  34. unsigned int longcal_timer;
  35. unsigned int shortcal_timer;
  36. unsigned int resetcal_timer;
  37. unsigned int checkani_timer;
  38. struct timer_list timer;
  39. };
  40. enum ath_device_state {
  41. ATH_HW_UNAVAILABLE,
  42. ATH_HW_INITIALIZED,
  43. };
  44. struct reg_dmn_pair_mapping {
  45. u16 regDmnEnum;
  46. u16 reg_5ghz_ctl;
  47. u16 reg_2ghz_ctl;
  48. };
  49. struct ath_regulatory {
  50. char alpha2[2];
  51. u16 country_code;
  52. u16 max_power_level;
  53. u32 tp_scale;
  54. u16 current_rd;
  55. u16 current_rd_ext;
  56. int16_t power_limit;
  57. struct reg_dmn_pair_mapping *regpair;
  58. };
  59. struct ath_ops {
  60. unsigned int (*read)(void *, u32 reg_offset);
  61. void (*write)(void *, u32 val, u32 reg_offset);
  62. };
  63. struct ath_common;
  64. struct ath_bus_ops {
  65. void (*read_cachesize)(struct ath_common *common, int *csz);
  66. void (*cleanup)(struct ath_common *common);
  67. bool (*eeprom_read)(struct ath_common *common, u32 off, u16 *data);
  68. void (*bt_coex_prep)(struct ath_common *common);
  69. };
  70. struct ath_common {
  71. void *ah;
  72. void *priv;
  73. struct ieee80211_hw *hw;
  74. int debug_mask;
  75. enum ath_device_state state;
  76. struct ath_ani ani;
  77. u16 cachelsz;
  78. u16 curaid;
  79. u8 macaddr[ETH_ALEN];
  80. u8 curbssid[ETH_ALEN];
  81. u8 bssidmask[ETH_ALEN];
  82. u8 tx_chainmask;
  83. u8 rx_chainmask;
  84. u32 rx_bufsize;
  85. u32 keymax;
  86. DECLARE_BITMAP(keymap, ATH_KEYMAX);
  87. u8 splitmic;
  88. struct ath_regulatory regulatory;
  89. const struct ath_ops *ops;
  90. const struct ath_bus_ops *bus_ops;
  91. };
  92. struct sk_buff *ath_rxbuf_alloc(struct ath_common *common,
  93. u32 len,
  94. gfp_t gfp_mask);
  95. void ath_hw_setbssidmask(struct ath_common *common);
  96. #endif /* ATH_H */