mdio-octeon.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 2009 Cavium Networks
  7. */
  8. #include <linux/init.h>
  9. #include <linux/module.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/phy.h>
  12. #include <asm/octeon/octeon.h>
  13. #include <asm/octeon/cvmx-smix-defs.h>
  14. #define DRV_VERSION "1.0"
  15. #define DRV_DESCRIPTION "Cavium Networks Octeon SMI/MDIO driver"
  16. struct octeon_mdiobus {
  17. struct mii_bus *mii_bus;
  18. int unit;
  19. int phy_irq[PHY_MAX_ADDR];
  20. };
  21. static int octeon_mdiobus_read(struct mii_bus *bus, int phy_id, int regnum)
  22. {
  23. struct octeon_mdiobus *p = bus->priv;
  24. union cvmx_smix_cmd smi_cmd;
  25. union cvmx_smix_rd_dat smi_rd;
  26. int timeout = 1000;
  27. smi_cmd.u64 = 0;
  28. smi_cmd.s.phy_op = 1; /* MDIO_CLAUSE_22_READ */
  29. smi_cmd.s.phy_adr = phy_id;
  30. smi_cmd.s.reg_adr = regnum;
  31. cvmx_write_csr(CVMX_SMIX_CMD(p->unit), smi_cmd.u64);
  32. do {
  33. /*
  34. * Wait 1000 clocks so we don't saturate the RSL bus
  35. * doing reads.
  36. */
  37. cvmx_wait(1000);
  38. smi_rd.u64 = cvmx_read_csr(CVMX_SMIX_RD_DAT(p->unit));
  39. } while (smi_rd.s.pending && --timeout);
  40. if (smi_rd.s.val)
  41. return smi_rd.s.dat;
  42. else
  43. return -EIO;
  44. }
  45. static int octeon_mdiobus_write(struct mii_bus *bus, int phy_id,
  46. int regnum, u16 val)
  47. {
  48. struct octeon_mdiobus *p = bus->priv;
  49. union cvmx_smix_cmd smi_cmd;
  50. union cvmx_smix_wr_dat smi_wr;
  51. int timeout = 1000;
  52. smi_wr.u64 = 0;
  53. smi_wr.s.dat = val;
  54. cvmx_write_csr(CVMX_SMIX_WR_DAT(p->unit), smi_wr.u64);
  55. smi_cmd.u64 = 0;
  56. smi_cmd.s.phy_op = 0; /* MDIO_CLAUSE_22_WRITE */
  57. smi_cmd.s.phy_adr = phy_id;
  58. smi_cmd.s.reg_adr = regnum;
  59. cvmx_write_csr(CVMX_SMIX_CMD(p->unit), smi_cmd.u64);
  60. do {
  61. /*
  62. * Wait 1000 clocks so we don't saturate the RSL bus
  63. * doing reads.
  64. */
  65. cvmx_wait(1000);
  66. smi_wr.u64 = cvmx_read_csr(CVMX_SMIX_WR_DAT(p->unit));
  67. } while (smi_wr.s.pending && --timeout);
  68. if (timeout <= 0)
  69. return -EIO;
  70. return 0;
  71. }
  72. static int __init octeon_mdiobus_probe(struct platform_device *pdev)
  73. {
  74. struct octeon_mdiobus *bus;
  75. int i;
  76. int err = -ENOENT;
  77. bus = devm_kzalloc(&pdev->dev, sizeof(*bus), GFP_KERNEL);
  78. if (!bus)
  79. return -ENOMEM;
  80. /* The platform_device id is our unit number. */
  81. bus->unit = pdev->id;
  82. bus->mii_bus = mdiobus_alloc();
  83. if (!bus->mii_bus)
  84. goto err;
  85. /*
  86. * Standard Octeon evaluation boards don't support phy
  87. * interrupts, we need to poll.
  88. */
  89. for (i = 0; i < PHY_MAX_ADDR; i++)
  90. bus->phy_irq[i] = PHY_POLL;
  91. bus->mii_bus->priv = bus;
  92. bus->mii_bus->irq = bus->phy_irq;
  93. bus->mii_bus->name = "mdio-octeon";
  94. snprintf(bus->mii_bus->id, MII_BUS_ID_SIZE, "%x", bus->unit);
  95. bus->mii_bus->parent = &pdev->dev;
  96. bus->mii_bus->read = octeon_mdiobus_read;
  97. bus->mii_bus->write = octeon_mdiobus_write;
  98. dev_set_drvdata(&pdev->dev, bus);
  99. err = mdiobus_register(bus->mii_bus);
  100. if (err)
  101. goto err_register;
  102. dev_info(&pdev->dev, "Version " DRV_VERSION "\n");
  103. return 0;
  104. err_register:
  105. mdiobus_free(bus->mii_bus);
  106. err:
  107. devm_kfree(&pdev->dev, bus);
  108. return err;
  109. }
  110. static int __exit octeon_mdiobus_remove(struct platform_device *pdev)
  111. {
  112. struct octeon_mdiobus *bus;
  113. bus = dev_get_drvdata(&pdev->dev);
  114. mdiobus_unregister(bus->mii_bus);
  115. mdiobus_free(bus->mii_bus);
  116. return 0;
  117. }
  118. static struct platform_driver octeon_mdiobus_driver = {
  119. .driver = {
  120. .name = "mdio-octeon",
  121. .owner = THIS_MODULE,
  122. },
  123. .probe = octeon_mdiobus_probe,
  124. .remove = __exit_p(octeon_mdiobus_remove),
  125. };
  126. void octeon_mdiobus_force_mod_depencency(void)
  127. {
  128. /* Let ethernet drivers force us to be loaded. */
  129. }
  130. EXPORT_SYMBOL(octeon_mdiobus_force_mod_depencency);
  131. static int __init octeon_mdiobus_mod_init(void)
  132. {
  133. return platform_driver_register(&octeon_mdiobus_driver);
  134. }
  135. static void __exit octeon_mdiobus_mod_exit(void)
  136. {
  137. platform_driver_unregister(&octeon_mdiobus_driver);
  138. }
  139. module_init(octeon_mdiobus_mod_init);
  140. module_exit(octeon_mdiobus_mod_exit);
  141. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  142. MODULE_VERSION(DRV_VERSION);
  143. MODULE_AUTHOR("David Daney");
  144. MODULE_LICENSE("GPL");