max2165.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442
  1. /*
  2. * Driver for Maxim MAX2165 silicon tuner
  3. *
  4. * Copyright (c) 2009 David T. L. Wong <davidtlwong@gmail.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. *
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  20. */
  21. #include <linux/module.h>
  22. #include <linux/moduleparam.h>
  23. #include <linux/videodev2.h>
  24. #include <linux/delay.h>
  25. #include <linux/dvb/frontend.h>
  26. #include <linux/i2c.h>
  27. #include "dvb_frontend.h"
  28. #include "max2165.h"
  29. #include "max2165_priv.h"
  30. #include "tuner-i2c.h"
  31. #define dprintk(args...) \
  32. do { \
  33. if (debug) \
  34. printk(KERN_DEBUG "max2165: " args); \
  35. } while (0)
  36. static int debug;
  37. module_param(debug, int, 0644);
  38. MODULE_PARM_DESC(debug, "Turn on/off debugging (default:off).");
  39. static int max2165_write_reg(struct max2165_priv *priv, u8 reg, u8 data)
  40. {
  41. int ret;
  42. u8 buf[] = { reg, data };
  43. struct i2c_msg msg = { .flags = 0, .buf = buf, .len = 2 };
  44. msg.addr = priv->config->i2c_address;
  45. if (debug >= 2)
  46. printk(KERN_DEBUG "%s: reg=0x%02X, data=0x%02X\n",
  47. __func__, reg, data);
  48. ret = i2c_transfer(priv->i2c, &msg, 1);
  49. if (ret != 1)
  50. dprintk(KERN_DEBUG "%s: error reg=0x%x, data=0x%x, ret=%i\n",
  51. __func__, reg, data, ret);
  52. return (ret != 1) ? -EIO : 0;
  53. }
  54. static int max2165_read_reg(struct max2165_priv *priv, u8 reg, u8 *p_data)
  55. {
  56. int ret;
  57. u8 dev_addr = priv->config->i2c_address;
  58. u8 b0[] = { reg };
  59. u8 b1[] = { 0 };
  60. struct i2c_msg msg[] = {
  61. { .addr = dev_addr, .flags = 0, .buf = b0, .len = 1 },
  62. { .addr = dev_addr, .flags = I2C_M_RD, .buf = b1, .len = 1 },
  63. };
  64. ret = i2c_transfer(priv->i2c, msg, 2);
  65. if (ret != 2) {
  66. dprintk(KERN_DEBUG "%s: error reg=0x%x, ret=%i\n",
  67. __func__, reg, ret);
  68. return -EIO;
  69. }
  70. *p_data = b1[0];
  71. if (debug >= 2)
  72. printk(KERN_DEBUG "%s: reg=0x%02X, data=0x%02X\n",
  73. __func__, reg, b1[0]);
  74. return 0;
  75. }
  76. static int max2165_mask_write_reg(struct max2165_priv *priv, u8 reg,
  77. u8 mask, u8 data)
  78. {
  79. int ret;
  80. u8 v;
  81. data &= mask;
  82. ret = max2165_read_reg(priv, reg, &v);
  83. if (ret != 0)
  84. return ret;
  85. v &= ~mask;
  86. v |= data;
  87. ret = max2165_write_reg(priv, reg, v);
  88. return ret;
  89. }
  90. static int max2165_read_rom_table(struct max2165_priv *priv)
  91. {
  92. u8 dat[3];
  93. int i;
  94. for (i = 0; i < 3; i++) {
  95. max2165_write_reg(priv, REG_ROM_TABLE_ADDR, i + 1);
  96. max2165_read_reg(priv, REG_ROM_TABLE_DATA, &dat[i]);
  97. }
  98. priv->tf_ntch_low_cfg = dat[0] >> 4;
  99. priv->tf_ntch_hi_cfg = dat[0] & 0x0F;
  100. priv->tf_balun_low_ref = dat[1] & 0x0F;
  101. priv->tf_balun_hi_ref = dat[1] >> 4;
  102. priv->bb_filter_7mhz_cfg = dat[2] & 0x0F;
  103. priv->bb_filter_8mhz_cfg = dat[2] >> 4;
  104. dprintk("tf_ntch_low_cfg = 0x%X\n", priv->tf_ntch_low_cfg);
  105. dprintk("tf_ntch_hi_cfg = 0x%X\n", priv->tf_ntch_hi_cfg);
  106. dprintk("tf_balun_low_ref = 0x%X\n", priv->tf_balun_low_ref);
  107. dprintk("tf_balun_hi_ref = 0x%X\n", priv->tf_balun_hi_ref);
  108. dprintk("bb_filter_7mhz_cfg = 0x%X\n", priv->bb_filter_7mhz_cfg);
  109. dprintk("bb_filter_8mhz_cfg = 0x%X\n", priv->bb_filter_8mhz_cfg);
  110. return 0;
  111. }
  112. static int max2165_set_osc(struct max2165_priv *priv, u8 osc /*MHz*/)
  113. {
  114. u8 v;
  115. v = (osc / 2);
  116. if (v == 2)
  117. v = 0x7;
  118. else
  119. v -= 8;
  120. max2165_mask_write_reg(priv, REG_PLL_CFG, 0x07, v);
  121. return 0;
  122. }
  123. static int max2165_set_bandwidth(struct max2165_priv *priv, u32 bw)
  124. {
  125. u8 val;
  126. if (bw == BANDWIDTH_8_MHZ)
  127. val = priv->bb_filter_8mhz_cfg;
  128. else
  129. val = priv->bb_filter_7mhz_cfg;
  130. max2165_mask_write_reg(priv, REG_BASEBAND_CTRL, 0xF0, val << 4);
  131. return 0;
  132. }
  133. int fixpt_div32(u32 dividend, u32 divisor, u32 *quotient, u32 *fraction)
  134. {
  135. u32 remainder;
  136. u32 q, f = 0;
  137. int i;
  138. if (0 == divisor)
  139. return -1;
  140. q = dividend / divisor;
  141. remainder = dividend - q * divisor;
  142. for (i = 0; i < 31; i++) {
  143. remainder <<= 1;
  144. if (remainder >= divisor) {
  145. f += 1;
  146. remainder -= divisor;
  147. }
  148. f <<= 1;
  149. }
  150. *quotient = q;
  151. *fraction = f;
  152. return 0;
  153. }
  154. static int max2165_set_rf(struct max2165_priv *priv, u32 freq)
  155. {
  156. u8 tf;
  157. u8 tf_ntch;
  158. u32 t;
  159. u32 quotient, fraction;
  160. /* Set PLL divider according to RF frequency */
  161. fixpt_div32(freq / 1000, priv->config->osc_clk * 1000,
  162. &quotient, &fraction);
  163. /* 20-bit fraction */
  164. fraction >>= 12;
  165. max2165_write_reg(priv, REG_NDIV_INT, quotient);
  166. max2165_mask_write_reg(priv, REG_NDIV_FRAC2, 0x0F, fraction >> 16);
  167. max2165_write_reg(priv, REG_NDIV_FRAC1, fraction >> 8);
  168. max2165_write_reg(priv, REG_NDIV_FRAC0, fraction);
  169. /* Norch Filter */
  170. tf_ntch = (freq < 725000000) ?
  171. priv->tf_ntch_low_cfg : priv->tf_ntch_hi_cfg;
  172. /* Tracking filter balun */
  173. t = priv->tf_balun_low_ref;
  174. t += (priv->tf_balun_hi_ref - priv->tf_balun_low_ref)
  175. * (freq / 1000 - 470000) / (780000 - 470000);
  176. tf = t;
  177. dprintk("tf = %X\n", tf);
  178. tf |= tf_ntch << 4;
  179. max2165_write_reg(priv, REG_TRACK_FILTER, tf);
  180. return 0;
  181. }
  182. static void max2165_debug_status(struct max2165_priv *priv)
  183. {
  184. u8 status, autotune;
  185. u8 auto_vco_success, auto_vco_active;
  186. u8 pll_locked;
  187. u8 dc_offset_low, dc_offset_hi;
  188. u8 signal_lv_over_threshold;
  189. u8 vco, vco_sub_band, adc;
  190. max2165_read_reg(priv, REG_STATUS, &status);
  191. max2165_read_reg(priv, REG_AUTOTUNE, &autotune);
  192. auto_vco_success = (status >> 6) & 0x01;
  193. auto_vco_active = (status >> 5) & 0x01;
  194. pll_locked = (status >> 4) & 0x01;
  195. dc_offset_low = (status >> 3) & 0x01;
  196. dc_offset_hi = (status >> 2) & 0x01;
  197. signal_lv_over_threshold = status & 0x01;
  198. vco = autotune >> 6;
  199. vco_sub_band = (autotune >> 3) & 0x7;
  200. adc = autotune & 0x7;
  201. dprintk("auto VCO active: %d, auto VCO success: %d\n",
  202. auto_vco_active, auto_vco_success);
  203. dprintk("PLL locked: %d\n", pll_locked);
  204. dprintk("DC offset low: %d, DC offset high: %d\n",
  205. dc_offset_low, dc_offset_hi);
  206. dprintk("Signal lvl over threshold: %d\n", signal_lv_over_threshold);
  207. dprintk("VCO: %d, VCO Sub-band: %d, ADC: %d\n", vco, vco_sub_band, adc);
  208. }
  209. static int max2165_set_params(struct dvb_frontend *fe,
  210. struct dvb_frontend_parameters *params)
  211. {
  212. struct max2165_priv *priv = fe->tuner_priv;
  213. int ret;
  214. dprintk("%s() frequency=%d (Hz)\n", __func__, params->frequency);
  215. if (fe->ops.info.type == FE_ATSC) {
  216. return -EINVAL;
  217. } else if (fe->ops.info.type == FE_OFDM) {
  218. dprintk("%s() OFDM\n", __func__);
  219. switch (params->u.ofdm.bandwidth) {
  220. case BANDWIDTH_6_MHZ:
  221. return -EINVAL;
  222. case BANDWIDTH_7_MHZ:
  223. case BANDWIDTH_8_MHZ:
  224. priv->frequency = params->frequency;
  225. priv->bandwidth = params->u.ofdm.bandwidth;
  226. break;
  227. default:
  228. printk(KERN_ERR "MAX2165 bandwidth not set!\n");
  229. return -EINVAL;
  230. }
  231. } else {
  232. printk(KERN_ERR "MAX2165 modulation type not supported!\n");
  233. return -EINVAL;
  234. }
  235. dprintk("%s() frequency=%d\n", __func__, priv->frequency);
  236. if (fe->ops.i2c_gate_ctrl)
  237. fe->ops.i2c_gate_ctrl(fe, 1);
  238. max2165_set_bandwidth(priv, priv->bandwidth);
  239. ret = max2165_set_rf(priv, priv->frequency);
  240. mdelay(50);
  241. max2165_debug_status(priv);
  242. if (fe->ops.i2c_gate_ctrl)
  243. fe->ops.i2c_gate_ctrl(fe, 0);
  244. if (ret != 0)
  245. return -EREMOTEIO;
  246. return 0;
  247. }
  248. static int max2165_get_frequency(struct dvb_frontend *fe, u32 *freq)
  249. {
  250. struct max2165_priv *priv = fe->tuner_priv;
  251. dprintk("%s()\n", __func__);
  252. *freq = priv->frequency;
  253. return 0;
  254. }
  255. static int max2165_get_bandwidth(struct dvb_frontend *fe, u32 *bw)
  256. {
  257. struct max2165_priv *priv = fe->tuner_priv;
  258. dprintk("%s()\n", __func__);
  259. *bw = priv->bandwidth;
  260. return 0;
  261. }
  262. static int max2165_get_status(struct dvb_frontend *fe, u32 *status)
  263. {
  264. struct max2165_priv *priv = fe->tuner_priv;
  265. u16 lock_status = 0;
  266. dprintk("%s()\n", __func__);
  267. if (fe->ops.i2c_gate_ctrl)
  268. fe->ops.i2c_gate_ctrl(fe, 1);
  269. max2165_debug_status(priv);
  270. *status = lock_status;
  271. if (fe->ops.i2c_gate_ctrl)
  272. fe->ops.i2c_gate_ctrl(fe, 0);
  273. return 0;
  274. }
  275. static int max2165_sleep(struct dvb_frontend *fe)
  276. {
  277. dprintk("%s()\n", __func__);
  278. return 0;
  279. }
  280. static int max2165_init(struct dvb_frontend *fe)
  281. {
  282. struct max2165_priv *priv = fe->tuner_priv;
  283. dprintk("%s()\n", __func__);
  284. if (fe->ops.i2c_gate_ctrl)
  285. fe->ops.i2c_gate_ctrl(fe, 1);
  286. /* Setup initial values */
  287. /* Fractional Mode on */
  288. max2165_write_reg(priv, REG_NDIV_FRAC2, 0x18);
  289. /* LNA on */
  290. max2165_write_reg(priv, REG_LNA, 0x01);
  291. max2165_write_reg(priv, REG_PLL_CFG, 0x7A);
  292. max2165_write_reg(priv, REG_TEST, 0x08);
  293. max2165_write_reg(priv, REG_SHUTDOWN, 0x40);
  294. max2165_write_reg(priv, REG_VCO_CTRL, 0x84);
  295. max2165_write_reg(priv, REG_BASEBAND_CTRL, 0xC3);
  296. max2165_write_reg(priv, REG_DC_OFFSET_CTRL, 0x75);
  297. max2165_write_reg(priv, REG_DC_OFFSET_DAC, 0x00);
  298. max2165_write_reg(priv, REG_ROM_TABLE_ADDR, 0x00);
  299. max2165_set_osc(priv, priv->config->osc_clk);
  300. max2165_read_rom_table(priv);
  301. max2165_set_bandwidth(priv, BANDWIDTH_8_MHZ);
  302. if (fe->ops.i2c_gate_ctrl)
  303. fe->ops.i2c_gate_ctrl(fe, 0);
  304. return 0;
  305. }
  306. static int max2165_release(struct dvb_frontend *fe)
  307. {
  308. struct max2165_priv *priv = fe->tuner_priv;
  309. dprintk("%s()\n", __func__);
  310. kfree(priv);
  311. fe->tuner_priv = NULL;
  312. return 0;
  313. }
  314. static const struct dvb_tuner_ops max2165_tuner_ops = {
  315. .info = {
  316. .name = "Maxim MAX2165",
  317. .frequency_min = 470000000,
  318. .frequency_max = 780000000,
  319. .frequency_step = 50000,
  320. },
  321. .release = max2165_release,
  322. .init = max2165_init,
  323. .sleep = max2165_sleep,
  324. .set_params = max2165_set_params,
  325. .set_analog_params = NULL,
  326. .get_frequency = max2165_get_frequency,
  327. .get_bandwidth = max2165_get_bandwidth,
  328. .get_status = max2165_get_status
  329. };
  330. struct dvb_frontend *max2165_attach(struct dvb_frontend *fe,
  331. struct i2c_adapter *i2c,
  332. struct max2165_config *cfg)
  333. {
  334. struct max2165_priv *priv = NULL;
  335. dprintk("%s(%d-%04x)\n", __func__,
  336. i2c ? i2c_adapter_id(i2c) : -1,
  337. cfg ? cfg->i2c_address : -1);
  338. priv = kzalloc(sizeof(struct max2165_priv), GFP_KERNEL);
  339. if (priv == NULL)
  340. return NULL;
  341. memcpy(&fe->ops.tuner_ops, &max2165_tuner_ops,
  342. sizeof(struct dvb_tuner_ops));
  343. priv->config = cfg;
  344. priv->i2c = i2c;
  345. fe->tuner_priv = priv;
  346. max2165_init(fe);
  347. max2165_debug_status(priv);
  348. return fe;
  349. }
  350. EXPORT_SYMBOL(max2165_attach);
  351. MODULE_AUTHOR("David T. L. Wong <davidtlwong@gmail.com>");
  352. MODULE_DESCRIPTION("Maxim MAX2165 silicon tuner driver");
  353. MODULE_LICENSE("GPL");