Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 02beaccc90
Branches Tags
linux-vybrid_pu...
/
arch
/
blackfin
/
mach-bf548
/
include
/
mach
/
blackfin.h

blackfin.h 1.7 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667 
  1. /*
    2. 

  2.  * Copyright 2007-2009 Analog Devices Inc.
    3. 

  3.  *
    4. 

  4.  * Licensed under the GPL-2 or later.
    5. 

  5.  */
    6. 

  6. 

  7. #ifndef _MACH_BLACKFIN_H_
    8. 

  8. #define _MACH_BLACKFIN_H_
    9. 

  9. 

  10. #include "bf548.h"
    11. 

  11. #include "anomaly.h"
    12. 

  12. 

  13. #ifdef CONFIG_BF542
    14. 

  14. #include "defBF542.h"
    15. 

  15. #endif
    16. 

  16. 

  17. #ifdef CONFIG_BF544
    18. 

  18. #include "defBF544.h"
    19. 

  19. #endif
    20. 

  20. 

  21. #ifdef CONFIG_BF547
    22. 

  22. #include "defBF547.h"
    23. 

  23. #endif
    24. 

  24. 

  25. #ifdef CONFIG_BF548
    26. 

  26. #include "defBF548.h"
    27. 

  27. #endif
    28. 

  28. 

  29. #ifdef CONFIG_BF549
    30. 

  30. #include "defBF549.h"
    31. 

  31. #endif
    32. 

  32. 

  33. #if !defined(__ASSEMBLY__)
    34. 

  34. #ifdef CONFIG_BF542
    35. 

  35. #include "cdefBF542.h"
    36. 

  36. #endif
    37. 

  37. #ifdef CONFIG_BF544
    38. 

  38. #include "cdefBF544.h"
    39. 

  39. #endif
    40. 

  40. #ifdef CONFIG_BF547
    41. 

  41. #include "cdefBF547.h"
    42. 

  42. #endif
    43. 

  43. #ifdef CONFIG_BF548
    44. 

  44. #include "cdefBF548.h"
    45. 

  45. #endif
    46. 

  46. #ifdef CONFIG_BF549
    47. 

  47. #include "cdefBF549.h"
    48. 

  48. #endif
    49. 

  49. 

  50. #endif
    51. 

  51. 

  52. #define BFIN_UART_NR_PORTS	4
    53. 

  53. 

  54. #define OFFSET_DLL              0x00	/* Divisor Latch (Low-Byte)             */
    55. 

  55. #define OFFSET_DLH              0x04	/* Divisor Latch (High-Byte)            */
    56. 

  56. #define OFFSET_GCTL             0x08	/* Global Control Register              */
    57. 

  57. #define OFFSET_LCR              0x0C	/* Line Control Register                */
    58. 

  58. #define OFFSET_MCR              0x10	/* Modem Control Register               */
    59. 

  59. #define OFFSET_LSR              0x14	/* Line Status Register                 */
    60. 

  60. #define OFFSET_MSR              0x18	/* Modem Status Register                */
    61. 

  61. #define OFFSET_SCR              0x1C	/* SCR Scratch Register                 */
    62. 

  62. #define OFFSET_IER_SET          0x20	/* Set Interrupt Enable Register        */
    63. 

  63. #define OFFSET_IER_CLEAR        0x24	/* Clear Interrupt Enable Register      */
    64. 

  64. #define OFFSET_THR              0x28	/* Transmit Holding register            */
    65. 

  65. #define OFFSET_RBR              0x2C	/* Receive Buffer register              */
    66. 

  66. 

  67. #endif
    68.