smp.h 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. /*
  2. * OMAP4 machine specific smp.h
  3. *
  4. * Copyright (C) 2009 Texas Instruments, Inc.
  5. *
  6. * Author:
  7. * Santosh Shilimkar <santosh.shilimkar@ti.com>
  8. *
  9. * Interface functions needed for the SMP. This file is based on arm
  10. * realview smp platform.
  11. * Copyright (c) 2003 ARM Limited.
  12. *
  13. * This program is free software; you can redistribute it and/or modify
  14. * it under the terms of the GNU General Public License version 2 as
  15. * published by the Free Software Foundation.
  16. */
  17. #ifndef OMAP_ARCH_SMP_H
  18. #define OMAP_ARCH_SMP_H
  19. #include <asm/hardware/gic.h>
  20. /*
  21. * set_event() is used to wake up secondary core from wfe using sev. ROM
  22. * code puts the second core into wfe(standby).
  23. *
  24. */
  25. #define set_event() __asm__ __volatile__ ("sev" : : : "memory")
  26. /* Needed for secondary core boot */
  27. extern void omap_secondary_startup(void);
  28. extern u32 omap_modify_auxcoreboot0(u32 set_mask, u32 clear_mask);
  29. extern void omap_auxcoreboot_addr(u32 cpu_addr);
  30. /*
  31. * We use Soft IRQ1 as the IPI
  32. */
  33. static inline void smp_cross_call(const struct cpumask *mask)
  34. {
  35. gic_raise_softirq(mask, 1);
  36. }
  37. /*
  38. * Read MPIDR: Multiprocessor affinity register
  39. */
  40. #define hard_smp_processor_id() \
  41. ({ \
  42. unsigned int cpunum; \
  43. __asm__("mrc p15, 0, %0, c0, c0, 5" \
  44. : "=r" (cpunum)); \
  45. cpunum &= 0x0F; \
  46. })
  47. #endif