serial.c 2.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * TI DaVinci serial driver
  3. *
  4. * Copyright (C) 2006 Texas Instruments.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  19. *
  20. */
  21. #include <linux/kernel.h>
  22. #include <linux/init.h>
  23. #include <linux/serial_8250.h>
  24. #include <linux/serial_reg.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/delay.h>
  27. #include <linux/clk.h>
  28. #include <linux/io.h>
  29. #include <mach/serial.h>
  30. #include <mach/cputype.h>
  31. static inline unsigned int serial_read_reg(struct plat_serial8250_port *up,
  32. int offset)
  33. {
  34. offset <<= up->regshift;
  35. return (unsigned int)__raw_readl(IO_ADDRESS(up->mapbase) + offset);
  36. }
  37. static inline void serial_write_reg(struct plat_serial8250_port *p, int offset,
  38. int value)
  39. {
  40. offset <<= p->regshift;
  41. __raw_writel(value, IO_ADDRESS(p->mapbase) + offset);
  42. }
  43. static void __init davinci_serial_reset(struct plat_serial8250_port *p)
  44. {
  45. unsigned int pwremu = 0;
  46. serial_write_reg(p, UART_IER, 0); /* disable all interrupts */
  47. /* reset both transmitter and receiver: bits 14,13 = UTRST, URRST */
  48. serial_write_reg(p, UART_DAVINCI_PWREMU, pwremu);
  49. mdelay(10);
  50. pwremu |= (0x3 << 13);
  51. pwremu |= 0x1;
  52. serial_write_reg(p, UART_DAVINCI_PWREMU, pwremu);
  53. if (cpu_is_davinci_dm646x())
  54. serial_write_reg(p, UART_DM646X_SCR,
  55. UART_DM646X_SCR_TX_WATERMARK);
  56. }
  57. int __init davinci_serial_init(struct davinci_uart_config *info)
  58. {
  59. int i;
  60. char name[16];
  61. struct clk *uart_clk;
  62. struct davinci_soc_info *soc_info = &davinci_soc_info;
  63. struct device *dev = &soc_info->serial_dev->dev;
  64. struct plat_serial8250_port *p = dev->platform_data;
  65. /*
  66. * Make sure the serial ports are muxed on at this point.
  67. * You have to mux them off in device drivers later on if not needed.
  68. */
  69. for (i = 0; i < DAVINCI_MAX_NR_UARTS; i++, p++) {
  70. if (!(info->enabled_uarts & (1 << i)))
  71. continue;
  72. sprintf(name, "uart%d", i);
  73. uart_clk = clk_get(dev, name);
  74. if (IS_ERR(uart_clk))
  75. printk(KERN_ERR "%s:%d: failed to get UART%d clock\n",
  76. __func__, __LINE__, i);
  77. else {
  78. clk_enable(uart_clk);
  79. p->uartclk = clk_get_rate(uart_clk);
  80. davinci_serial_reset(p);
  81. }
  82. }
  83. return platform_device_register(soc_info->serial_dev);
  84. }