i2c.txt 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. * I2C
  2. Required properties :
  3. - device_type : Should be "i2c"
  4. - reg : Offset and length of the register set for the device
  5. Recommended properties :
  6. - compatible : compatibility list with 2 entries, the first should
  7. be "fsl,CHIP-i2c" where CHIP is the name of a compatible processor,
  8. e.g. mpc8313, mpc8543, mpc8544, mpc5200 or mpc5200b. The second one
  9. should be "fsl-i2c".
  10. - interrupts : <a b> where a is the interrupt number and b is a
  11. field that represents an encoding of the sense and level
  12. information for the interrupt. This should be encoded based on
  13. the information in section 2) depending on the type of interrupt
  14. controller you have.
  15. - interrupt-parent : the phandle for the interrupt controller that
  16. services interrupts for this device.
  17. - fsl,preserve-clocking : boolean; if defined, the clock settings
  18. from the bootloader are preserved (not touched).
  19. - clock-frequency : desired I2C bus clock frequency in Hz.
  20. Examples :
  21. i2c@3d00 {
  22. #address-cells = <1>;
  23. #size-cells = <0>;
  24. compatible = "fsl,mpc5200b-i2c","fsl,mpc5200-i2c","fsl-i2c";
  25. cell-index = <0>;
  26. reg = <0x3d00 0x40>;
  27. interrupts = <2 15 0>;
  28. interrupt-parent = <&mpc5200_pic>;
  29. fsl,preserve-clocking;
  30. };
  31. i2c@3100 {
  32. #address-cells = <1>;
  33. #size-cells = <0>;
  34. cell-index = <1>;
  35. compatible = "fsl,mpc8544-i2c", "fsl-i2c";
  36. reg = <0x3100 0x100>;
  37. interrupts = <43 2>;
  38. interrupt-parent = <&mpic>;
  39. clock-frequency = <400000>;
  40. };