iwl3945-base.c 118 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/ieee80211_radiotap.h>
  42. #include <net/lib80211.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-helpers.h"
  52. #include "iwl-core.h"
  53. #include "iwl-dev.h"
  54. /*
  55. * module name, copyright, version, etc.
  56. */
  57. #define DRV_DESCRIPTION \
  58. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  59. #ifdef CONFIG_IWLWIFI_DEBUG
  60. #define VD "d"
  61. #else
  62. #define VD
  63. #endif
  64. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  65. #define VS "s"
  66. #else
  67. #define VS
  68. #endif
  69. #define IWL39_VERSION "1.2.26k" VD VS
  70. #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
  71. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  72. #define DRV_VERSION IWL39_VERSION
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .num_of_queues = IWL39_NUM_QUEUES, /* Not used */
  80. .sw_crypto = 1,
  81. .restart_fw = 1,
  82. /* the rest are 0 by default */
  83. };
  84. /**
  85. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  86. * @priv: eeprom and antenna fields are used to determine antenna flags
  87. *
  88. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  89. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  90. *
  91. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  92. * IWL_ANTENNA_MAIN - Force MAIN antenna
  93. * IWL_ANTENNA_AUX - Force AUX antenna
  94. */
  95. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  96. {
  97. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  98. switch (iwl3945_mod_params.antenna) {
  99. case IWL_ANTENNA_DIVERSITY:
  100. return 0;
  101. case IWL_ANTENNA_MAIN:
  102. if (eeprom->antenna_switch_type)
  103. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  104. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  105. case IWL_ANTENNA_AUX:
  106. if (eeprom->antenna_switch_type)
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  108. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  109. }
  110. /* bad antenna selector value */
  111. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  112. iwl3945_mod_params.antenna);
  113. return 0; /* "diversity" is default if error */
  114. }
  115. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  116. struct ieee80211_key_conf *keyconf,
  117. u8 sta_id)
  118. {
  119. unsigned long flags;
  120. __le16 key_flags = 0;
  121. int ret;
  122. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  123. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  124. if (sta_id == priv->hw_params.bcast_sta_id)
  125. key_flags |= STA_KEY_MULTICAST_MSK;
  126. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  127. keyconf->hw_key_idx = keyconf->keyidx;
  128. key_flags &= ~STA_KEY_FLG_INVALID;
  129. spin_lock_irqsave(&priv->sta_lock, flags);
  130. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  131. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  132. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  133. keyconf->keylen);
  134. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  135. keyconf->keylen);
  136. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  137. == STA_KEY_FLG_NO_ENC)
  138. priv->stations[sta_id].sta.key.key_offset =
  139. iwl_get_free_ucode_key_index(priv);
  140. /* else, we are overriding an existing key => no need to allocated room
  141. * in uCode. */
  142. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  143. "no space for a new key");
  144. priv->stations[sta_id].sta.key.key_flags = key_flags;
  145. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  146. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  147. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  148. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  149. spin_unlock_irqrestore(&priv->sta_lock, flags);
  150. return ret;
  151. }
  152. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  153. struct ieee80211_key_conf *keyconf,
  154. u8 sta_id)
  155. {
  156. return -EOPNOTSUPP;
  157. }
  158. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  159. struct ieee80211_key_conf *keyconf,
  160. u8 sta_id)
  161. {
  162. return -EOPNOTSUPP;
  163. }
  164. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  165. {
  166. unsigned long flags;
  167. spin_lock_irqsave(&priv->sta_lock, flags);
  168. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  169. memset(&priv->stations[sta_id].sta.key, 0,
  170. sizeof(struct iwl4965_keyinfo));
  171. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  172. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  173. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  174. spin_unlock_irqrestore(&priv->sta_lock, flags);
  175. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  176. iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
  177. return 0;
  178. }
  179. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  180. struct ieee80211_key_conf *keyconf, u8 sta_id)
  181. {
  182. int ret = 0;
  183. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  184. switch (keyconf->alg) {
  185. case ALG_CCMP:
  186. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  187. break;
  188. case ALG_TKIP:
  189. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  190. break;
  191. case ALG_WEP:
  192. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  193. break;
  194. default:
  195. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  196. ret = -EINVAL;
  197. }
  198. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  199. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  200. sta_id, ret);
  201. return ret;
  202. }
  203. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  204. {
  205. int ret = -EOPNOTSUPP;
  206. return ret;
  207. }
  208. static int iwl3945_set_static_key(struct iwl_priv *priv,
  209. struct ieee80211_key_conf *key)
  210. {
  211. if (key->alg == ALG_WEP)
  212. return -EOPNOTSUPP;
  213. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  214. return -EINVAL;
  215. }
  216. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  217. {
  218. struct list_head *element;
  219. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  220. priv->frames_count);
  221. while (!list_empty(&priv->free_frames)) {
  222. element = priv->free_frames.next;
  223. list_del(element);
  224. kfree(list_entry(element, struct iwl3945_frame, list));
  225. priv->frames_count--;
  226. }
  227. if (priv->frames_count) {
  228. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  229. priv->frames_count);
  230. priv->frames_count = 0;
  231. }
  232. }
  233. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  234. {
  235. struct iwl3945_frame *frame;
  236. struct list_head *element;
  237. if (list_empty(&priv->free_frames)) {
  238. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  239. if (!frame) {
  240. IWL_ERR(priv, "Could not allocate frame!\n");
  241. return NULL;
  242. }
  243. priv->frames_count++;
  244. return frame;
  245. }
  246. element = priv->free_frames.next;
  247. list_del(element);
  248. return list_entry(element, struct iwl3945_frame, list);
  249. }
  250. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  251. {
  252. memset(frame, 0, sizeof(*frame));
  253. list_add(&frame->list, &priv->free_frames);
  254. }
  255. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  256. struct ieee80211_hdr *hdr,
  257. int left)
  258. {
  259. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  260. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  261. (priv->iw_mode != NL80211_IFTYPE_AP)))
  262. return 0;
  263. if (priv->ibss_beacon->len > left)
  264. return 0;
  265. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  266. return priv->ibss_beacon->len;
  267. }
  268. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  269. {
  270. struct iwl3945_frame *frame;
  271. unsigned int frame_size;
  272. int rc;
  273. u8 rate;
  274. frame = iwl3945_get_free_frame(priv);
  275. if (!frame) {
  276. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  277. "command.\n");
  278. return -ENOMEM;
  279. }
  280. rate = iwl_rate_get_lowest_plcp(priv);
  281. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  282. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  283. &frame->u.cmd[0]);
  284. iwl3945_free_frame(priv, frame);
  285. return rc;
  286. }
  287. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  288. {
  289. if (priv->shared_virt)
  290. pci_free_consistent(priv->pci_dev,
  291. sizeof(struct iwl3945_shared),
  292. priv->shared_virt,
  293. priv->shared_phys);
  294. }
  295. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  296. struct ieee80211_tx_info *info,
  297. struct iwl_device_cmd *cmd,
  298. struct sk_buff *skb_frag,
  299. int sta_id)
  300. {
  301. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  302. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  303. switch (keyinfo->alg) {
  304. case ALG_CCMP:
  305. tx->sec_ctl = TX_CMD_SEC_CCM;
  306. memcpy(tx->key, keyinfo->key, keyinfo->keylen);
  307. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  308. break;
  309. case ALG_TKIP:
  310. break;
  311. case ALG_WEP:
  312. tx->sec_ctl = TX_CMD_SEC_WEP |
  313. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  314. if (keyinfo->keylen == 13)
  315. tx->sec_ctl |= TX_CMD_SEC_KEY128;
  316. memcpy(&tx->key[3], keyinfo->key, keyinfo->keylen);
  317. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  318. "with key %d\n", info->control.hw_key->hw_key_idx);
  319. break;
  320. default:
  321. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  322. break;
  323. }
  324. }
  325. /*
  326. * handle build REPLY_TX command notification.
  327. */
  328. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  329. struct iwl_device_cmd *cmd,
  330. struct ieee80211_tx_info *info,
  331. struct ieee80211_hdr *hdr, u8 std_id)
  332. {
  333. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  334. __le32 tx_flags = tx->tx_flags;
  335. __le16 fc = hdr->frame_control;
  336. u8 rc_flags = info->control.rates[0].flags;
  337. tx->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  338. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  339. tx_flags |= TX_CMD_FLG_ACK_MSK;
  340. if (ieee80211_is_mgmt(fc))
  341. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  342. if (ieee80211_is_probe_resp(fc) &&
  343. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  344. tx_flags |= TX_CMD_FLG_TSF_MSK;
  345. } else {
  346. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  347. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  348. }
  349. tx->sta_id = std_id;
  350. if (ieee80211_has_morefrags(fc))
  351. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  352. if (ieee80211_is_data_qos(fc)) {
  353. u8 *qc = ieee80211_get_qos_ctl(hdr);
  354. tx->tid_tspec = qc[0] & 0xf;
  355. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  356. } else {
  357. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  358. }
  359. if (rc_flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  360. tx_flags |= TX_CMD_FLG_RTS_MSK;
  361. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  362. } else if (rc_flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  363. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  364. tx_flags |= TX_CMD_FLG_CTS_MSK;
  365. }
  366. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  367. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  368. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  369. if (ieee80211_is_mgmt(fc)) {
  370. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  371. tx->timeout.pm_frame_timeout = cpu_to_le16(3);
  372. else
  373. tx->timeout.pm_frame_timeout = cpu_to_le16(2);
  374. } else {
  375. tx->timeout.pm_frame_timeout = 0;
  376. #ifdef CONFIG_IWLWIFI_LEDS
  377. priv->rxtxpackets += le16_to_cpu(cmd->cmd.tx.len);
  378. #endif
  379. }
  380. tx->driver_txop = 0;
  381. tx->tx_flags = tx_flags;
  382. tx->next_frame_len = 0;
  383. }
  384. /*
  385. * start REPLY_TX command process
  386. */
  387. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  388. {
  389. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  390. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  391. struct iwl3945_tx_cmd *tx;
  392. struct iwl_tx_queue *txq = NULL;
  393. struct iwl_queue *q = NULL;
  394. struct iwl_device_cmd *out_cmd;
  395. struct iwl_cmd_meta *out_meta;
  396. dma_addr_t phys_addr;
  397. dma_addr_t txcmd_phys;
  398. int txq_id = skb_get_queue_mapping(skb);
  399. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  400. u8 id;
  401. u8 unicast;
  402. u8 sta_id;
  403. u8 tid = 0;
  404. u16 seq_number = 0;
  405. __le16 fc;
  406. u8 wait_write_ptr = 0;
  407. u8 *qc = NULL;
  408. unsigned long flags;
  409. int rc;
  410. spin_lock_irqsave(&priv->lock, flags);
  411. if (iwl_is_rfkill(priv)) {
  412. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  413. goto drop_unlock;
  414. }
  415. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  416. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  417. goto drop_unlock;
  418. }
  419. unicast = !is_multicast_ether_addr(hdr->addr1);
  420. id = 0;
  421. fc = hdr->frame_control;
  422. #ifdef CONFIG_IWLWIFI_DEBUG
  423. if (ieee80211_is_auth(fc))
  424. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  425. else if (ieee80211_is_assoc_req(fc))
  426. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  427. else if (ieee80211_is_reassoc_req(fc))
  428. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  429. #endif
  430. /* drop all non-injected data frame if we are not associated */
  431. if (ieee80211_is_data(fc) &&
  432. !(info->flags & IEEE80211_TX_CTL_INJECTED) &&
  433. (!iwl_is_associated(priv) ||
  434. ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
  435. IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
  436. goto drop_unlock;
  437. }
  438. spin_unlock_irqrestore(&priv->lock, flags);
  439. hdr_len = ieee80211_hdrlen(fc);
  440. /* Find (or create) index into station table for destination station */
  441. if (info->flags & IEEE80211_TX_CTL_INJECTED)
  442. sta_id = priv->hw_params.bcast_sta_id;
  443. else
  444. sta_id = iwl_get_sta_id(priv, hdr);
  445. if (sta_id == IWL_INVALID_STATION) {
  446. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  447. hdr->addr1);
  448. goto drop;
  449. }
  450. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  451. if (ieee80211_is_data_qos(fc)) {
  452. qc = ieee80211_get_qos_ctl(hdr);
  453. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  454. if (unlikely(tid >= MAX_TID_COUNT))
  455. goto drop;
  456. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  457. IEEE80211_SCTL_SEQ;
  458. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  459. (hdr->seq_ctrl &
  460. cpu_to_le16(IEEE80211_SCTL_FRAG));
  461. seq_number += 0x10;
  462. }
  463. /* Descriptor for chosen Tx queue */
  464. txq = &priv->txq[txq_id];
  465. q = &txq->q;
  466. spin_lock_irqsave(&priv->lock, flags);
  467. idx = get_cmd_index(q, q->write_ptr, 0);
  468. /* Set up driver data for this TFD */
  469. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  470. txq->txb[q->write_ptr].skb[0] = skb;
  471. /* Init first empty entry in queue's array of Tx/cmd buffers */
  472. out_cmd = txq->cmd[idx];
  473. out_meta = &txq->meta[idx];
  474. tx = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  475. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  476. memset(tx, 0, sizeof(*tx));
  477. /*
  478. * Set up the Tx-command (not MAC!) header.
  479. * Store the chosen Tx queue and TFD index within the sequence field;
  480. * after Tx, uCode's Tx response will return this value so driver can
  481. * locate the frame within the tx queue and do post-tx processing.
  482. */
  483. out_cmd->hdr.cmd = REPLY_TX;
  484. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  485. INDEX_TO_SEQ(q->write_ptr)));
  486. /* Copy MAC header from skb into command buffer */
  487. memcpy(tx->hdr, hdr, hdr_len);
  488. if (info->control.hw_key)
  489. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  490. /* TODO need this for burst mode later on */
  491. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  492. /* set is_hcca to 0; it probably will never be implemented */
  493. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  494. /* Total # bytes to be transmitted */
  495. len = (u16)skb->len;
  496. tx->len = cpu_to_le16(len);
  497. iwl_dbg_log_tx_data_frame(priv, len, hdr);
  498. iwl_update_stats(priv, true, fc, len);
  499. tx->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  500. tx->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  501. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  502. txq->need_update = 1;
  503. if (qc)
  504. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  505. } else {
  506. wait_write_ptr = 1;
  507. txq->need_update = 0;
  508. }
  509. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  510. le16_to_cpu(out_cmd->hdr.sequence));
  511. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx->tx_flags));
  512. iwl_print_hex_dump(priv, IWL_DL_TX, tx, sizeof(*tx));
  513. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx->hdr,
  514. ieee80211_hdrlen(fc));
  515. /*
  516. * Use the first empty entry in this queue's command buffer array
  517. * to contain the Tx command and MAC header concatenated together
  518. * (payload data will be in another buffer).
  519. * Size of this varies, due to varying MAC header length.
  520. * If end is not dword aligned, we'll have 2 extra bytes at the end
  521. * of the MAC header (device reads on dword boundaries).
  522. * We'll tell device about this padding later.
  523. */
  524. len = sizeof(struct iwl3945_tx_cmd) +
  525. sizeof(struct iwl_cmd_header) + hdr_len;
  526. len_org = len;
  527. len = (len + 3) & ~3;
  528. if (len_org != len)
  529. len_org = 1;
  530. else
  531. len_org = 0;
  532. /* Physical address of this Tx command's header (not MAC header!),
  533. * within command buffer array. */
  534. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  535. len, PCI_DMA_TODEVICE);
  536. /* we do not map meta data ... so we can safely access address to
  537. * provide to unmap command*/
  538. pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
  539. pci_unmap_len_set(out_meta, len, len);
  540. /* Add buffer containing Tx command and MAC(!) header to TFD's
  541. * first entry */
  542. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  543. txcmd_phys, len, 1, 0);
  544. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  545. * if any (802.11 null frames have no payload). */
  546. len = skb->len - hdr_len;
  547. if (len) {
  548. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  549. len, PCI_DMA_TODEVICE);
  550. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  551. phys_addr, len,
  552. 0, U32_PAD(len));
  553. }
  554. /* Tell device the write index *just past* this latest filled TFD */
  555. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  556. rc = iwl_txq_update_write_ptr(priv, txq);
  557. spin_unlock_irqrestore(&priv->lock, flags);
  558. if (rc)
  559. return rc;
  560. if ((iwl_queue_space(q) < q->high_mark)
  561. && priv->mac80211_registered) {
  562. if (wait_write_ptr) {
  563. spin_lock_irqsave(&priv->lock, flags);
  564. txq->need_update = 1;
  565. iwl_txq_update_write_ptr(priv, txq);
  566. spin_unlock_irqrestore(&priv->lock, flags);
  567. }
  568. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  569. }
  570. return 0;
  571. drop_unlock:
  572. spin_unlock_irqrestore(&priv->lock, flags);
  573. drop:
  574. return -1;
  575. }
  576. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  577. #include "iwl-spectrum.h"
  578. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  579. #define BEACON_TIME_MASK_HIGH 0xFF000000
  580. #define TIME_UNIT 1024
  581. /*
  582. * extended beacon time format
  583. * time in usec will be changed into a 32-bit value in 8:24 format
  584. * the high 1 byte is the beacon counts
  585. * the lower 3 bytes is the time in usec within one beacon interval
  586. */
  587. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  588. {
  589. u32 quot;
  590. u32 rem;
  591. u32 interval = beacon_interval * 1024;
  592. if (!interval || !usec)
  593. return 0;
  594. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  595. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  596. return (quot << 24) + rem;
  597. }
  598. /* base is usually what we get from ucode with each received frame,
  599. * the same as HW timer counter counting down
  600. */
  601. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  602. {
  603. u32 base_low = base & BEACON_TIME_MASK_LOW;
  604. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  605. u32 interval = beacon_interval * TIME_UNIT;
  606. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  607. (addon & BEACON_TIME_MASK_HIGH);
  608. if (base_low > addon_low)
  609. res += base_low - addon_low;
  610. else if (base_low < addon_low) {
  611. res += interval + base_low - addon_low;
  612. res += (1 << 24);
  613. } else
  614. res += (1 << 24);
  615. return cpu_to_le32(res);
  616. }
  617. static int iwl3945_get_measurement(struct iwl_priv *priv,
  618. struct ieee80211_measurement_params *params,
  619. u8 type)
  620. {
  621. struct iwl_spectrum_cmd spectrum;
  622. struct iwl_rx_packet *res;
  623. struct iwl_host_cmd cmd = {
  624. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  625. .data = (void *)&spectrum,
  626. .flags = CMD_WANT_SKB,
  627. };
  628. u32 add_time = le64_to_cpu(params->start_time);
  629. int rc;
  630. int spectrum_resp_status;
  631. int duration = le16_to_cpu(params->duration);
  632. if (iwl_is_associated(priv))
  633. add_time =
  634. iwl3945_usecs_to_beacons(
  635. le64_to_cpu(params->start_time) - priv->last_tsf,
  636. le16_to_cpu(priv->rxon_timing.beacon_interval));
  637. memset(&spectrum, 0, sizeof(spectrum));
  638. spectrum.channel_count = cpu_to_le16(1);
  639. spectrum.flags =
  640. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  641. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  642. cmd.len = sizeof(spectrum);
  643. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  644. if (iwl_is_associated(priv))
  645. spectrum.start_time =
  646. iwl3945_add_beacon_time(priv->last_beacon_time,
  647. add_time,
  648. le16_to_cpu(priv->rxon_timing.beacon_interval));
  649. else
  650. spectrum.start_time = 0;
  651. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  652. spectrum.channels[0].channel = params->channel;
  653. spectrum.channels[0].type = type;
  654. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  655. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  656. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  657. rc = iwl_send_cmd_sync(priv, &cmd);
  658. if (rc)
  659. return rc;
  660. res = (struct iwl_rx_packet *)cmd.reply_skb->data;
  661. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  662. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  663. rc = -EIO;
  664. }
  665. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  666. switch (spectrum_resp_status) {
  667. case 0: /* Command will be handled */
  668. if (res->u.spectrum.id != 0xff) {
  669. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  670. res->u.spectrum.id);
  671. priv->measurement_status &= ~MEASUREMENT_READY;
  672. }
  673. priv->measurement_status |= MEASUREMENT_ACTIVE;
  674. rc = 0;
  675. break;
  676. case 1: /* Command will not be handled */
  677. rc = -EAGAIN;
  678. break;
  679. }
  680. dev_kfree_skb_any(cmd.reply_skb);
  681. return rc;
  682. }
  683. #endif
  684. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  685. struct iwl_rx_mem_buffer *rxb)
  686. {
  687. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  688. struct iwl_alive_resp *palive;
  689. struct delayed_work *pwork;
  690. palive = &pkt->u.alive_frame;
  691. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  692. "0x%01X 0x%01X\n",
  693. palive->is_valid, palive->ver_type,
  694. palive->ver_subtype);
  695. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  696. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  697. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  698. sizeof(struct iwl_alive_resp));
  699. pwork = &priv->init_alive_start;
  700. } else {
  701. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  702. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  703. sizeof(struct iwl_alive_resp));
  704. pwork = &priv->alive_start;
  705. iwl3945_disable_events(priv);
  706. }
  707. /* We delay the ALIVE response by 5ms to
  708. * give the HW RF Kill time to activate... */
  709. if (palive->is_valid == UCODE_VALID_OK)
  710. queue_delayed_work(priv->workqueue, pwork,
  711. msecs_to_jiffies(5));
  712. else
  713. IWL_WARN(priv, "uCode did not respond OK.\n");
  714. }
  715. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  716. struct iwl_rx_mem_buffer *rxb)
  717. {
  718. #ifdef CONFIG_IWLWIFI_DEBUG
  719. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  720. #endif
  721. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  722. return;
  723. }
  724. static void iwl3945_bg_beacon_update(struct work_struct *work)
  725. {
  726. struct iwl_priv *priv =
  727. container_of(work, struct iwl_priv, beacon_update);
  728. struct sk_buff *beacon;
  729. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  730. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  731. if (!beacon) {
  732. IWL_ERR(priv, "update beacon failed\n");
  733. return;
  734. }
  735. mutex_lock(&priv->mutex);
  736. /* new beacon skb is allocated every time; dispose previous.*/
  737. if (priv->ibss_beacon)
  738. dev_kfree_skb(priv->ibss_beacon);
  739. priv->ibss_beacon = beacon;
  740. mutex_unlock(&priv->mutex);
  741. iwl3945_send_beacon_cmd(priv);
  742. }
  743. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  744. struct iwl_rx_mem_buffer *rxb)
  745. {
  746. #ifdef CONFIG_IWLWIFI_DEBUG
  747. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  748. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  749. u8 rate = beacon->beacon_notify_hdr.rate;
  750. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  751. "tsf %d %d rate %d\n",
  752. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  753. beacon->beacon_notify_hdr.failure_frame,
  754. le32_to_cpu(beacon->ibss_mgr_status),
  755. le32_to_cpu(beacon->high_tsf),
  756. le32_to_cpu(beacon->low_tsf), rate);
  757. #endif
  758. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  759. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  760. queue_work(priv->workqueue, &priv->beacon_update);
  761. }
  762. /* Handle notification from uCode that card's power state is changing
  763. * due to software, hardware, or critical temperature RFKILL */
  764. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  765. struct iwl_rx_mem_buffer *rxb)
  766. {
  767. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  768. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  769. unsigned long status = priv->status;
  770. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  771. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  772. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  773. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  774. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  775. if (flags & HW_CARD_DISABLED)
  776. set_bit(STATUS_RF_KILL_HW, &priv->status);
  777. else
  778. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  779. iwl_scan_cancel(priv);
  780. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  781. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  782. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  783. test_bit(STATUS_RF_KILL_HW, &priv->status));
  784. else
  785. wake_up_interruptible(&priv->wait_command_queue);
  786. }
  787. /**
  788. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  789. *
  790. * Setup the RX handlers for each of the reply types sent from the uCode
  791. * to the host.
  792. *
  793. * This function chains into the hardware specific files for them to setup
  794. * any hardware specific handlers as well.
  795. */
  796. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  797. {
  798. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  799. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  800. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  801. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  802. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  803. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  804. iwl_rx_pm_debug_statistics_notif;
  805. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  806. /*
  807. * The same handler is used for both the REPLY to a discrete
  808. * statistics request from the host as well as for the periodic
  809. * statistics notifications (after received beacons) from the uCode.
  810. */
  811. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  812. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  813. iwl_setup_spectrum_handlers(priv);
  814. iwl_setup_rx_scan_handlers(priv);
  815. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  816. /* Set up hardware specific Rx handlers */
  817. iwl3945_hw_rx_handler_setup(priv);
  818. }
  819. /************************** RX-FUNCTIONS ****************************/
  820. /*
  821. * Rx theory of operation
  822. *
  823. * The host allocates 32 DMA target addresses and passes the host address
  824. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  825. * 0 to 31
  826. *
  827. * Rx Queue Indexes
  828. * The host/firmware share two index registers for managing the Rx buffers.
  829. *
  830. * The READ index maps to the first position that the firmware may be writing
  831. * to -- the driver can read up to (but not including) this position and get
  832. * good data.
  833. * The READ index is managed by the firmware once the card is enabled.
  834. *
  835. * The WRITE index maps to the last position the driver has read from -- the
  836. * position preceding WRITE is the last slot the firmware can place a packet.
  837. *
  838. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  839. * WRITE = READ.
  840. *
  841. * During initialization, the host sets up the READ queue position to the first
  842. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  843. *
  844. * When the firmware places a packet in a buffer, it will advance the READ index
  845. * and fire the RX interrupt. The driver can then query the READ index and
  846. * process as many packets as possible, moving the WRITE index forward as it
  847. * resets the Rx queue buffers with new memory.
  848. *
  849. * The management in the driver is as follows:
  850. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  851. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  852. * to replenish the iwl->rxq->rx_free.
  853. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  854. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  855. * 'processed' and 'read' driver indexes as well)
  856. * + A received packet is processed and handed to the kernel network stack,
  857. * detached from the iwl->rxq. The driver 'processed' index is updated.
  858. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  859. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  860. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  861. * were enough free buffers and RX_STALLED is set it is cleared.
  862. *
  863. *
  864. * Driver sequence:
  865. *
  866. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  867. * iwl3945_rx_queue_restock
  868. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  869. * queue, updates firmware pointers, and updates
  870. * the WRITE index. If insufficient rx_free buffers
  871. * are available, schedules iwl3945_rx_replenish
  872. *
  873. * -- enable interrupts --
  874. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  875. * READ INDEX, detaching the SKB from the pool.
  876. * Moves the packet buffer from queue to rx_used.
  877. * Calls iwl3945_rx_queue_restock to refill any empty
  878. * slots.
  879. * ...
  880. *
  881. */
  882. /**
  883. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  884. */
  885. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  886. dma_addr_t dma_addr)
  887. {
  888. return cpu_to_le32((u32)dma_addr);
  889. }
  890. /**
  891. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  892. *
  893. * If there are slots in the RX queue that need to be restocked,
  894. * and we have free pre-allocated buffers, fill the ranks as much
  895. * as we can, pulling from rx_free.
  896. *
  897. * This moves the 'write' index forward to catch up with 'processed', and
  898. * also updates the memory address in the firmware to reference the new
  899. * target buffer.
  900. */
  901. static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
  902. {
  903. struct iwl_rx_queue *rxq = &priv->rxq;
  904. struct list_head *element;
  905. struct iwl_rx_mem_buffer *rxb;
  906. unsigned long flags;
  907. int write, rc;
  908. spin_lock_irqsave(&rxq->lock, flags);
  909. write = rxq->write & ~0x7;
  910. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  911. /* Get next free Rx buffer, remove from free list */
  912. element = rxq->rx_free.next;
  913. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  914. list_del(element);
  915. /* Point to Rx buffer via next RBD in circular buffer */
  916. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->real_dma_addr);
  917. rxq->queue[rxq->write] = rxb;
  918. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  919. rxq->free_count--;
  920. }
  921. spin_unlock_irqrestore(&rxq->lock, flags);
  922. /* If the pre-allocated buffer pool is dropping low, schedule to
  923. * refill it */
  924. if (rxq->free_count <= RX_LOW_WATERMARK)
  925. queue_work(priv->workqueue, &priv->rx_replenish);
  926. /* If we've added more space for the firmware to place data, tell it.
  927. * Increment device's write pointer in multiples of 8. */
  928. if ((rxq->write_actual != (rxq->write & ~0x7))
  929. || (abs(rxq->write - rxq->read) > 7)) {
  930. spin_lock_irqsave(&rxq->lock, flags);
  931. rxq->need_update = 1;
  932. spin_unlock_irqrestore(&rxq->lock, flags);
  933. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  934. if (rc)
  935. return rc;
  936. }
  937. return 0;
  938. }
  939. /**
  940. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  941. *
  942. * When moving to rx_free an SKB is allocated for the slot.
  943. *
  944. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  945. * This is called as a scheduled work item (except for during initialization)
  946. */
  947. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  948. {
  949. struct iwl_rx_queue *rxq = &priv->rxq;
  950. struct list_head *element;
  951. struct iwl_rx_mem_buffer *rxb;
  952. struct sk_buff *skb;
  953. unsigned long flags;
  954. while (1) {
  955. spin_lock_irqsave(&rxq->lock, flags);
  956. if (list_empty(&rxq->rx_used)) {
  957. spin_unlock_irqrestore(&rxq->lock, flags);
  958. return;
  959. }
  960. spin_unlock_irqrestore(&rxq->lock, flags);
  961. /* Alloc a new receive buffer */
  962. skb = alloc_skb(priv->hw_params.rx_buf_size, priority);
  963. if (!skb) {
  964. if (net_ratelimit())
  965. IWL_CRIT(priv, ": Can not allocate SKB buffers\n");
  966. /* We don't reschedule replenish work here -- we will
  967. * call the restock method and if it still needs
  968. * more buffers it will schedule replenish */
  969. break;
  970. }
  971. spin_lock_irqsave(&rxq->lock, flags);
  972. if (list_empty(&rxq->rx_used)) {
  973. spin_unlock_irqrestore(&rxq->lock, flags);
  974. dev_kfree_skb_any(skb);
  975. return;
  976. }
  977. element = rxq->rx_used.next;
  978. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  979. list_del(element);
  980. spin_unlock_irqrestore(&rxq->lock, flags);
  981. rxb->skb = skb;
  982. /* If radiotap head is required, reserve some headroom here.
  983. * The physical head count is a variable rx_stats->phy_count.
  984. * We reserve 4 bytes here. Plus these extra bytes, the
  985. * headroom of the physical head should be enough for the
  986. * radiotap head that iwl3945 supported. See iwl3945_rt.
  987. */
  988. skb_reserve(rxb->skb, 4);
  989. /* Get physical address of RB/SKB */
  990. rxb->real_dma_addr = pci_map_single(priv->pci_dev,
  991. rxb->skb->data,
  992. priv->hw_params.rx_buf_size,
  993. PCI_DMA_FROMDEVICE);
  994. spin_lock_irqsave(&rxq->lock, flags);
  995. list_add_tail(&rxb->list, &rxq->rx_free);
  996. priv->alloc_rxb_skb++;
  997. rxq->free_count++;
  998. spin_unlock_irqrestore(&rxq->lock, flags);
  999. }
  1000. }
  1001. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1002. {
  1003. unsigned long flags;
  1004. int i;
  1005. spin_lock_irqsave(&rxq->lock, flags);
  1006. INIT_LIST_HEAD(&rxq->rx_free);
  1007. INIT_LIST_HEAD(&rxq->rx_used);
  1008. /* Fill the rx_used queue with _all_ of the Rx buffers */
  1009. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  1010. /* In the reset function, these buffers may have been allocated
  1011. * to an SKB, so we need to unmap and free potential storage */
  1012. if (rxq->pool[i].skb != NULL) {
  1013. pci_unmap_single(priv->pci_dev,
  1014. rxq->pool[i].real_dma_addr,
  1015. priv->hw_params.rx_buf_size,
  1016. PCI_DMA_FROMDEVICE);
  1017. priv->alloc_rxb_skb--;
  1018. dev_kfree_skb(rxq->pool[i].skb);
  1019. rxq->pool[i].skb = NULL;
  1020. }
  1021. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  1022. }
  1023. /* Set us so that we have processed and used all buffers, but have
  1024. * not restocked the Rx queue with fresh buffers */
  1025. rxq->read = rxq->write = 0;
  1026. rxq->free_count = 0;
  1027. rxq->write_actual = 0;
  1028. spin_unlock_irqrestore(&rxq->lock, flags);
  1029. }
  1030. void iwl3945_rx_replenish(void *data)
  1031. {
  1032. struct iwl_priv *priv = data;
  1033. unsigned long flags;
  1034. iwl3945_rx_allocate(priv, GFP_KERNEL);
  1035. spin_lock_irqsave(&priv->lock, flags);
  1036. iwl3945_rx_queue_restock(priv);
  1037. spin_unlock_irqrestore(&priv->lock, flags);
  1038. }
  1039. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  1040. {
  1041. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  1042. iwl3945_rx_queue_restock(priv);
  1043. }
  1044. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1045. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1046. * This free routine walks the list of POOL entries and if SKB is set to
  1047. * non NULL it is unmapped and freed
  1048. */
  1049. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1050. {
  1051. int i;
  1052. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1053. if (rxq->pool[i].skb != NULL) {
  1054. pci_unmap_single(priv->pci_dev,
  1055. rxq->pool[i].real_dma_addr,
  1056. priv->hw_params.rx_buf_size,
  1057. PCI_DMA_FROMDEVICE);
  1058. dev_kfree_skb(rxq->pool[i].skb);
  1059. }
  1060. }
  1061. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1062. rxq->dma_addr);
  1063. pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
  1064. rxq->rb_stts, rxq->rb_stts_dma);
  1065. rxq->bd = NULL;
  1066. rxq->rb_stts = NULL;
  1067. }
  1068. /* Convert linear signal-to-noise ratio into dB */
  1069. static u8 ratio2dB[100] = {
  1070. /* 0 1 2 3 4 5 6 7 8 9 */
  1071. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1072. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1073. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1074. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1075. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1076. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1077. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1078. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1079. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1080. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1081. };
  1082. /* Calculates a relative dB value from a ratio of linear
  1083. * (i.e. not dB) signal levels.
  1084. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1085. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1086. {
  1087. /* 1000:1 or higher just report as 60 dB */
  1088. if (sig_ratio >= 1000)
  1089. return 60;
  1090. /* 100:1 or higher, divide by 10 and use table,
  1091. * add 20 dB to make up for divide by 10 */
  1092. if (sig_ratio >= 100)
  1093. return 20 + (int)ratio2dB[sig_ratio/10];
  1094. /* We shouldn't see this */
  1095. if (sig_ratio < 1)
  1096. return 0;
  1097. /* Use table for ratios 1:1 - 99:1 */
  1098. return (int)ratio2dB[sig_ratio];
  1099. }
  1100. #define PERFECT_RSSI (-20) /* dBm */
  1101. #define WORST_RSSI (-95) /* dBm */
  1102. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  1103. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  1104. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  1105. * about formulas used below. */
  1106. int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
  1107. {
  1108. int sig_qual;
  1109. int degradation = PERFECT_RSSI - rssi_dbm;
  1110. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  1111. * as indicator; formula is (signal dbm - noise dbm).
  1112. * SNR at or above 40 is a great signal (100%).
  1113. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  1114. * Weakest usable signal is usually 10 - 15 dB SNR. */
  1115. if (noise_dbm) {
  1116. if (rssi_dbm - noise_dbm >= 40)
  1117. return 100;
  1118. else if (rssi_dbm < noise_dbm)
  1119. return 0;
  1120. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  1121. /* Else use just the signal level.
  1122. * This formula is a least squares fit of data points collected and
  1123. * compared with a reference system that had a percentage (%) display
  1124. * for signal quality. */
  1125. } else
  1126. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  1127. (15 * RSSI_RANGE + 62 * degradation)) /
  1128. (RSSI_RANGE * RSSI_RANGE);
  1129. if (sig_qual > 100)
  1130. sig_qual = 100;
  1131. else if (sig_qual < 1)
  1132. sig_qual = 0;
  1133. return sig_qual;
  1134. }
  1135. /**
  1136. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1137. *
  1138. * Uses the priv->rx_handlers callback function array to invoke
  1139. * the appropriate handlers, including command responses,
  1140. * frame-received notifications, and other notifications.
  1141. */
  1142. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1143. {
  1144. struct iwl_rx_mem_buffer *rxb;
  1145. struct iwl_rx_packet *pkt;
  1146. struct iwl_rx_queue *rxq = &priv->rxq;
  1147. u32 r, i;
  1148. int reclaim;
  1149. unsigned long flags;
  1150. u8 fill_rx = 0;
  1151. u32 count = 8;
  1152. int total_empty = 0;
  1153. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1154. * buffer that the driver may process (last buffer filled by ucode). */
  1155. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1156. i = rxq->read;
  1157. /* calculate total frames need to be restock after handling RX */
  1158. total_empty = r - priv->rxq.write_actual;
  1159. if (total_empty < 0)
  1160. total_empty += RX_QUEUE_SIZE;
  1161. if (total_empty > (RX_QUEUE_SIZE / 2))
  1162. fill_rx = 1;
  1163. /* Rx interrupt, but nothing sent from uCode */
  1164. if (i == r)
  1165. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  1166. while (i != r) {
  1167. rxb = rxq->queue[i];
  1168. /* If an RXB doesn't have a Rx queue slot associated with it,
  1169. * then a bug has been introduced in the queue refilling
  1170. * routines -- catch it here */
  1171. BUG_ON(rxb == NULL);
  1172. rxq->queue[i] = NULL;
  1173. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1174. priv->hw_params.rx_buf_size,
  1175. PCI_DMA_FROMDEVICE);
  1176. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1177. /* Reclaim a command buffer only if this packet is a response
  1178. * to a (driver-originated) command.
  1179. * If the packet (e.g. Rx frame) originated from uCode,
  1180. * there is no command buffer to reclaim.
  1181. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1182. * but apparently a few don't get set; catch them here. */
  1183. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1184. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1185. (pkt->hdr.cmd != REPLY_TX);
  1186. /* Based on type of command response or notification,
  1187. * handle those that need handling via function in
  1188. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1189. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1190. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1191. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1192. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1193. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1194. } else {
  1195. /* No handling needed */
  1196. IWL_DEBUG_RX(priv, "r %d i %d No handler needed for %s, 0x%02x\n",
  1197. r, i, get_cmd_string(pkt->hdr.cmd),
  1198. pkt->hdr.cmd);
  1199. }
  1200. if (reclaim) {
  1201. /* Invoke any callbacks, transfer the skb to caller, and
  1202. * fire off the (possibly) blocking iwl_send_cmd()
  1203. * as we reclaim the driver command queue */
  1204. if (rxb && rxb->skb)
  1205. iwl_tx_cmd_complete(priv, rxb);
  1206. else
  1207. IWL_WARN(priv, "Claim null rxb?\n");
  1208. }
  1209. /* For now we just don't re-use anything. We can tweak this
  1210. * later to try and re-use notification packets and SKBs that
  1211. * fail to Rx correctly */
  1212. if (rxb->skb != NULL) {
  1213. priv->alloc_rxb_skb--;
  1214. dev_kfree_skb_any(rxb->skb);
  1215. rxb->skb = NULL;
  1216. }
  1217. spin_lock_irqsave(&rxq->lock, flags);
  1218. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1219. spin_unlock_irqrestore(&rxq->lock, flags);
  1220. i = (i + 1) & RX_QUEUE_MASK;
  1221. /* If there are a lot of unused frames,
  1222. * restock the Rx queue so ucode won't assert. */
  1223. if (fill_rx) {
  1224. count++;
  1225. if (count >= 8) {
  1226. priv->rxq.read = i;
  1227. iwl3945_rx_replenish_now(priv);
  1228. count = 0;
  1229. }
  1230. }
  1231. }
  1232. /* Backtrack one entry */
  1233. priv->rxq.read = i;
  1234. if (fill_rx)
  1235. iwl3945_rx_replenish_now(priv);
  1236. else
  1237. iwl3945_rx_queue_restock(priv);
  1238. }
  1239. /* call this function to flush any scheduled tasklet */
  1240. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1241. {
  1242. /* wait to make sure we flush pending tasklet*/
  1243. synchronize_irq(priv->pci_dev->irq);
  1244. tasklet_kill(&priv->irq_tasklet);
  1245. }
  1246. static const char *desc_lookup(int i)
  1247. {
  1248. switch (i) {
  1249. case 1:
  1250. return "FAIL";
  1251. case 2:
  1252. return "BAD_PARAM";
  1253. case 3:
  1254. return "BAD_CHECKSUM";
  1255. case 4:
  1256. return "NMI_INTERRUPT";
  1257. case 5:
  1258. return "SYSASSERT";
  1259. case 6:
  1260. return "FATAL_ERROR";
  1261. }
  1262. return "UNKNOWN";
  1263. }
  1264. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1265. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1266. static void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1267. {
  1268. u32 i;
  1269. u32 desc, time, count, base, data1;
  1270. u32 blink1, blink2, ilink1, ilink2;
  1271. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1272. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1273. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1274. return;
  1275. }
  1276. count = iwl_read_targ_mem(priv, base);
  1277. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1278. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1279. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1280. priv->status, count);
  1281. }
  1282. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1283. "ilink1 nmiPC Line\n");
  1284. for (i = ERROR_START_OFFSET;
  1285. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1286. i += ERROR_ELEM_SIZE) {
  1287. desc = iwl_read_targ_mem(priv, base + i);
  1288. time =
  1289. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1290. blink1 =
  1291. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1292. blink2 =
  1293. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1294. ilink1 =
  1295. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1296. ilink2 =
  1297. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1298. data1 =
  1299. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1300. IWL_ERR(priv,
  1301. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1302. desc_lookup(desc), desc, time, blink1, blink2,
  1303. ilink1, ilink2, data1);
  1304. }
  1305. }
  1306. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1307. /**
  1308. * iwl3945_print_event_log - Dump error event log to syslog
  1309. *
  1310. */
  1311. static void iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1312. u32 num_events, u32 mode)
  1313. {
  1314. u32 i;
  1315. u32 base; /* SRAM byte address of event log header */
  1316. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1317. u32 ptr; /* SRAM byte address of log data */
  1318. u32 ev, time, data; /* event log data */
  1319. if (num_events == 0)
  1320. return;
  1321. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1322. if (mode == 0)
  1323. event_size = 2 * sizeof(u32);
  1324. else
  1325. event_size = 3 * sizeof(u32);
  1326. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1327. /* "time" is actually "data" for mode 0 (no timestamp).
  1328. * place event id # at far right for easier visual parsing. */
  1329. for (i = 0; i < num_events; i++) {
  1330. ev = iwl_read_targ_mem(priv, ptr);
  1331. ptr += sizeof(u32);
  1332. time = iwl_read_targ_mem(priv, ptr);
  1333. ptr += sizeof(u32);
  1334. if (mode == 0) {
  1335. /* data, ev */
  1336. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1337. } else {
  1338. data = iwl_read_targ_mem(priv, ptr);
  1339. ptr += sizeof(u32);
  1340. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n", time, data, ev);
  1341. }
  1342. }
  1343. }
  1344. static void iwl3945_dump_nic_event_log(struct iwl_priv *priv)
  1345. {
  1346. u32 base; /* SRAM byte address of event log header */
  1347. u32 capacity; /* event log capacity in # entries */
  1348. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1349. u32 num_wraps; /* # times uCode wrapped to top of log */
  1350. u32 next_entry; /* index of next entry to be written by uCode */
  1351. u32 size; /* # entries that we'll print */
  1352. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1353. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1354. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1355. return;
  1356. }
  1357. /* event log header */
  1358. capacity = iwl_read_targ_mem(priv, base);
  1359. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1360. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1361. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1362. size = num_wraps ? capacity : next_entry;
  1363. /* bail out if nothing in log */
  1364. if (size == 0) {
  1365. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1366. return;
  1367. }
  1368. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1369. size, num_wraps);
  1370. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1371. * i.e the next one that uCode would fill. */
  1372. if (num_wraps)
  1373. iwl3945_print_event_log(priv, next_entry,
  1374. capacity - next_entry, mode);
  1375. /* (then/else) start at top of log */
  1376. iwl3945_print_event_log(priv, 0, next_entry, mode);
  1377. }
  1378. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1379. {
  1380. u32 inta, handled = 0;
  1381. u32 inta_fh;
  1382. unsigned long flags;
  1383. #ifdef CONFIG_IWLWIFI_DEBUG
  1384. u32 inta_mask;
  1385. #endif
  1386. spin_lock_irqsave(&priv->lock, flags);
  1387. /* Ack/clear/reset pending uCode interrupts.
  1388. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1389. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1390. inta = iwl_read32(priv, CSR_INT);
  1391. iwl_write32(priv, CSR_INT, inta);
  1392. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1393. * Any new interrupts that happen after this, either while we're
  1394. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1395. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1396. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1397. #ifdef CONFIG_IWLWIFI_DEBUG
  1398. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1399. /* just for debug */
  1400. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1401. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1402. inta, inta_mask, inta_fh);
  1403. }
  1404. #endif
  1405. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1406. * atomic, make sure that inta covers all the interrupts that
  1407. * we've discovered, even if FH interrupt came in just after
  1408. * reading CSR_INT. */
  1409. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1410. inta |= CSR_INT_BIT_FH_RX;
  1411. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1412. inta |= CSR_INT_BIT_FH_TX;
  1413. /* Now service all interrupt bits discovered above. */
  1414. if (inta & CSR_INT_BIT_HW_ERR) {
  1415. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1416. /* Tell the device to stop sending interrupts */
  1417. iwl_disable_interrupts(priv);
  1418. priv->isr_stats.hw++;
  1419. iwl_irq_handle_error(priv);
  1420. handled |= CSR_INT_BIT_HW_ERR;
  1421. spin_unlock_irqrestore(&priv->lock, flags);
  1422. return;
  1423. }
  1424. #ifdef CONFIG_IWLWIFI_DEBUG
  1425. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1426. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1427. if (inta & CSR_INT_BIT_SCD) {
  1428. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1429. "the frame/frames.\n");
  1430. priv->isr_stats.sch++;
  1431. }
  1432. /* Alive notification via Rx interrupt will do the real work */
  1433. if (inta & CSR_INT_BIT_ALIVE) {
  1434. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1435. priv->isr_stats.alive++;
  1436. }
  1437. }
  1438. #endif
  1439. /* Safely ignore these bits for debug checks below */
  1440. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1441. /* Error detected by uCode */
  1442. if (inta & CSR_INT_BIT_SW_ERR) {
  1443. IWL_ERR(priv, "Microcode SW error detected. "
  1444. "Restarting 0x%X.\n", inta);
  1445. priv->isr_stats.sw++;
  1446. priv->isr_stats.sw_err = inta;
  1447. iwl_irq_handle_error(priv);
  1448. handled |= CSR_INT_BIT_SW_ERR;
  1449. }
  1450. /* uCode wakes up after power-down sleep */
  1451. if (inta & CSR_INT_BIT_WAKEUP) {
  1452. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1453. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1454. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1455. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1456. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1457. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1458. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1459. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1460. priv->isr_stats.wakeup++;
  1461. handled |= CSR_INT_BIT_WAKEUP;
  1462. }
  1463. /* All uCode command responses, including Tx command responses,
  1464. * Rx "responses" (frame-received notification), and other
  1465. * notifications from uCode come through here*/
  1466. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1467. iwl3945_rx_handle(priv);
  1468. priv->isr_stats.rx++;
  1469. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1470. }
  1471. if (inta & CSR_INT_BIT_FH_TX) {
  1472. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1473. priv->isr_stats.tx++;
  1474. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1475. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1476. (FH39_SRVC_CHNL), 0x0);
  1477. handled |= CSR_INT_BIT_FH_TX;
  1478. }
  1479. if (inta & ~handled) {
  1480. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1481. priv->isr_stats.unhandled++;
  1482. }
  1483. if (inta & ~priv->inta_mask) {
  1484. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1485. inta & ~priv->inta_mask);
  1486. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1487. }
  1488. /* Re-enable all interrupts */
  1489. /* only Re-enable if disabled by irq */
  1490. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1491. iwl_enable_interrupts(priv);
  1492. #ifdef CONFIG_IWLWIFI_DEBUG
  1493. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1494. inta = iwl_read32(priv, CSR_INT);
  1495. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1496. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1497. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1498. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1499. }
  1500. #endif
  1501. spin_unlock_irqrestore(&priv->lock, flags);
  1502. }
  1503. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1504. enum ieee80211_band band,
  1505. u8 is_active, u8 n_probes,
  1506. struct iwl3945_scan_channel *scan_ch)
  1507. {
  1508. struct ieee80211_channel *chan;
  1509. const struct ieee80211_supported_band *sband;
  1510. const struct iwl_channel_info *ch_info;
  1511. u16 passive_dwell = 0;
  1512. u16 active_dwell = 0;
  1513. int added, i;
  1514. sband = iwl_get_hw_mode(priv, band);
  1515. if (!sband)
  1516. return 0;
  1517. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1518. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1519. if (passive_dwell <= active_dwell)
  1520. passive_dwell = active_dwell + 1;
  1521. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1522. chan = priv->scan_request->channels[i];
  1523. if (chan->band != band)
  1524. continue;
  1525. scan_ch->channel = chan->hw_value;
  1526. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1527. if (!is_channel_valid(ch_info)) {
  1528. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1529. scan_ch->channel);
  1530. continue;
  1531. }
  1532. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1533. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1534. /* If passive , set up for auto-switch
  1535. * and use long active_dwell time.
  1536. */
  1537. if (!is_active || is_channel_passive(ch_info) ||
  1538. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1539. scan_ch->type = 0; /* passive */
  1540. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1541. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1542. } else {
  1543. scan_ch->type = 1; /* active */
  1544. }
  1545. /* Set direct probe bits. These may be used both for active
  1546. * scan channels (probes gets sent right away),
  1547. * or for passive channels (probes get se sent only after
  1548. * hearing clear Rx packet).*/
  1549. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1550. if (n_probes)
  1551. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1552. } else {
  1553. /* uCode v1 does not allow setting direct probe bits on
  1554. * passive channel. */
  1555. if ((scan_ch->type & 1) && n_probes)
  1556. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1557. }
  1558. /* Set txpower levels to defaults */
  1559. scan_ch->tpc.dsp_atten = 110;
  1560. /* scan_pwr_info->tpc.dsp_atten; */
  1561. /*scan_pwr_info->tpc.tx_gain; */
  1562. if (band == IEEE80211_BAND_5GHZ)
  1563. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1564. else {
  1565. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1566. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1567. * power level:
  1568. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1569. */
  1570. }
  1571. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1572. scan_ch->channel,
  1573. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1574. (scan_ch->type & 1) ?
  1575. active_dwell : passive_dwell);
  1576. scan_ch++;
  1577. added++;
  1578. }
  1579. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1580. return added;
  1581. }
  1582. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1583. struct ieee80211_rate *rates)
  1584. {
  1585. int i;
  1586. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1587. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1588. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1589. rates[i].hw_value_short = i;
  1590. rates[i].flags = 0;
  1591. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1592. /*
  1593. * If CCK != 1M then set short preamble rate flag.
  1594. */
  1595. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1596. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1597. }
  1598. }
  1599. }
  1600. /******************************************************************************
  1601. *
  1602. * uCode download functions
  1603. *
  1604. ******************************************************************************/
  1605. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1606. {
  1607. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1608. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1609. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1610. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1611. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1612. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1613. }
  1614. /**
  1615. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1616. * looking at all data.
  1617. */
  1618. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1619. {
  1620. u32 val;
  1621. u32 save_len = len;
  1622. int rc = 0;
  1623. u32 errcnt;
  1624. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1625. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1626. IWL39_RTC_INST_LOWER_BOUND);
  1627. errcnt = 0;
  1628. for (; len > 0; len -= sizeof(u32), image++) {
  1629. /* read data comes through single port, auto-incr addr */
  1630. /* NOTE: Use the debugless read so we don't flood kernel log
  1631. * if IWL_DL_IO is set */
  1632. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1633. if (val != le32_to_cpu(*image)) {
  1634. IWL_ERR(priv, "uCode INST section is invalid at "
  1635. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1636. save_len - len, val, le32_to_cpu(*image));
  1637. rc = -EIO;
  1638. errcnt++;
  1639. if (errcnt >= 20)
  1640. break;
  1641. }
  1642. }
  1643. if (!errcnt)
  1644. IWL_DEBUG_INFO(priv,
  1645. "ucode image in INSTRUCTION memory is good\n");
  1646. return rc;
  1647. }
  1648. /**
  1649. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1650. * using sample data 100 bytes apart. If these sample points are good,
  1651. * it's a pretty good bet that everything between them is good, too.
  1652. */
  1653. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1654. {
  1655. u32 val;
  1656. int rc = 0;
  1657. u32 errcnt = 0;
  1658. u32 i;
  1659. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1660. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1661. /* read data comes through single port, auto-incr addr */
  1662. /* NOTE: Use the debugless read so we don't flood kernel log
  1663. * if IWL_DL_IO is set */
  1664. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1665. i + IWL39_RTC_INST_LOWER_BOUND);
  1666. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1667. if (val != le32_to_cpu(*image)) {
  1668. #if 0 /* Enable this if you want to see details */
  1669. IWL_ERR(priv, "uCode INST section is invalid at "
  1670. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1671. i, val, *image);
  1672. #endif
  1673. rc = -EIO;
  1674. errcnt++;
  1675. if (errcnt >= 3)
  1676. break;
  1677. }
  1678. }
  1679. return rc;
  1680. }
  1681. /**
  1682. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1683. * and verify its contents
  1684. */
  1685. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1686. {
  1687. __le32 *image;
  1688. u32 len;
  1689. int rc = 0;
  1690. /* Try bootstrap */
  1691. image = (__le32 *)priv->ucode_boot.v_addr;
  1692. len = priv->ucode_boot.len;
  1693. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1694. if (rc == 0) {
  1695. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1696. return 0;
  1697. }
  1698. /* Try initialize */
  1699. image = (__le32 *)priv->ucode_init.v_addr;
  1700. len = priv->ucode_init.len;
  1701. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1702. if (rc == 0) {
  1703. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1704. return 0;
  1705. }
  1706. /* Try runtime/protocol */
  1707. image = (__le32 *)priv->ucode_code.v_addr;
  1708. len = priv->ucode_code.len;
  1709. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1710. if (rc == 0) {
  1711. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1712. return 0;
  1713. }
  1714. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1715. /* Since nothing seems to match, show first several data entries in
  1716. * instruction SRAM, so maybe visual inspection will give a clue.
  1717. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1718. image = (__le32 *)priv->ucode_boot.v_addr;
  1719. len = priv->ucode_boot.len;
  1720. rc = iwl3945_verify_inst_full(priv, image, len);
  1721. return rc;
  1722. }
  1723. static void iwl3945_nic_start(struct iwl_priv *priv)
  1724. {
  1725. /* Remove all resets to allow NIC to operate */
  1726. iwl_write32(priv, CSR_RESET, 0);
  1727. }
  1728. /**
  1729. * iwl3945_read_ucode - Read uCode images from disk file.
  1730. *
  1731. * Copy into buffers for card to fetch via bus-mastering
  1732. */
  1733. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1734. {
  1735. const struct iwl_ucode_header *ucode;
  1736. int ret = -EINVAL, index;
  1737. const struct firmware *ucode_raw;
  1738. /* firmware file name contains uCode/driver compatibility version */
  1739. const char *name_pre = priv->cfg->fw_name_pre;
  1740. const unsigned int api_max = priv->cfg->ucode_api_max;
  1741. const unsigned int api_min = priv->cfg->ucode_api_min;
  1742. char buf[25];
  1743. u8 *src;
  1744. size_t len;
  1745. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1746. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1747. * request_firmware() is synchronous, file is in memory on return. */
  1748. for (index = api_max; index >= api_min; index--) {
  1749. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1750. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1751. if (ret < 0) {
  1752. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1753. buf, ret);
  1754. if (ret == -ENOENT)
  1755. continue;
  1756. else
  1757. goto error;
  1758. } else {
  1759. if (index < api_max)
  1760. IWL_ERR(priv, "Loaded firmware %s, "
  1761. "which is deprecated. "
  1762. " Please use API v%u instead.\n",
  1763. buf, api_max);
  1764. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1765. "(%zd bytes) from disk\n",
  1766. buf, ucode_raw->size);
  1767. break;
  1768. }
  1769. }
  1770. if (ret < 0)
  1771. goto error;
  1772. /* Make sure that we got at least our header! */
  1773. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1774. IWL_ERR(priv, "File size way too small!\n");
  1775. ret = -EINVAL;
  1776. goto err_release;
  1777. }
  1778. /* Data from ucode file: header followed by uCode images */
  1779. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1780. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1781. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1782. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1783. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1784. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1785. init_data_size =
  1786. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1787. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1788. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1789. /* api_ver should match the api version forming part of the
  1790. * firmware filename ... but we don't check for that and only rely
  1791. * on the API version read from firmware header from here on forward */
  1792. if (api_ver < api_min || api_ver > api_max) {
  1793. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1794. "Driver supports v%u, firmware is v%u.\n",
  1795. api_max, api_ver);
  1796. priv->ucode_ver = 0;
  1797. ret = -EINVAL;
  1798. goto err_release;
  1799. }
  1800. if (api_ver != api_max)
  1801. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1802. "got %u. New firmware can be obtained "
  1803. "from http://www.intellinuxwireless.org.\n",
  1804. api_max, api_ver);
  1805. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1806. IWL_UCODE_MAJOR(priv->ucode_ver),
  1807. IWL_UCODE_MINOR(priv->ucode_ver),
  1808. IWL_UCODE_API(priv->ucode_ver),
  1809. IWL_UCODE_SERIAL(priv->ucode_ver));
  1810. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1811. priv->ucode_ver);
  1812. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1813. inst_size);
  1814. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1815. data_size);
  1816. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1817. init_size);
  1818. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1819. init_data_size);
  1820. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1821. boot_size);
  1822. /* Verify size of file vs. image size info in file's header */
  1823. if (ucode_raw->size != priv->cfg->ops->ucode->get_header_size(api_ver) +
  1824. inst_size + data_size + init_size +
  1825. init_data_size + boot_size) {
  1826. IWL_DEBUG_INFO(priv,
  1827. "uCode file size %zd does not match expected size\n",
  1828. ucode_raw->size);
  1829. ret = -EINVAL;
  1830. goto err_release;
  1831. }
  1832. /* Verify that uCode images will fit in card's SRAM */
  1833. if (inst_size > IWL39_MAX_INST_SIZE) {
  1834. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1835. inst_size);
  1836. ret = -EINVAL;
  1837. goto err_release;
  1838. }
  1839. if (data_size > IWL39_MAX_DATA_SIZE) {
  1840. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1841. data_size);
  1842. ret = -EINVAL;
  1843. goto err_release;
  1844. }
  1845. if (init_size > IWL39_MAX_INST_SIZE) {
  1846. IWL_DEBUG_INFO(priv,
  1847. "uCode init instr len %d too large to fit in\n",
  1848. init_size);
  1849. ret = -EINVAL;
  1850. goto err_release;
  1851. }
  1852. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1853. IWL_DEBUG_INFO(priv,
  1854. "uCode init data len %d too large to fit in\n",
  1855. init_data_size);
  1856. ret = -EINVAL;
  1857. goto err_release;
  1858. }
  1859. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1860. IWL_DEBUG_INFO(priv,
  1861. "uCode boot instr len %d too large to fit in\n",
  1862. boot_size);
  1863. ret = -EINVAL;
  1864. goto err_release;
  1865. }
  1866. /* Allocate ucode buffers for card's bus-master loading ... */
  1867. /* Runtime instructions and 2 copies of data:
  1868. * 1) unmodified from disk
  1869. * 2) backup cache for save/restore during power-downs */
  1870. priv->ucode_code.len = inst_size;
  1871. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1872. priv->ucode_data.len = data_size;
  1873. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1874. priv->ucode_data_backup.len = data_size;
  1875. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1876. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1877. !priv->ucode_data_backup.v_addr)
  1878. goto err_pci_alloc;
  1879. /* Initialization instructions and data */
  1880. if (init_size && init_data_size) {
  1881. priv->ucode_init.len = init_size;
  1882. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1883. priv->ucode_init_data.len = init_data_size;
  1884. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1885. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1886. goto err_pci_alloc;
  1887. }
  1888. /* Bootstrap (instructions only, no data) */
  1889. if (boot_size) {
  1890. priv->ucode_boot.len = boot_size;
  1891. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1892. if (!priv->ucode_boot.v_addr)
  1893. goto err_pci_alloc;
  1894. }
  1895. /* Copy images into buffers for card's bus-master reads ... */
  1896. /* Runtime instructions (first block of data in file) */
  1897. len = inst_size;
  1898. IWL_DEBUG_INFO(priv,
  1899. "Copying (but not loading) uCode instr len %zd\n", len);
  1900. memcpy(priv->ucode_code.v_addr, src, len);
  1901. src += len;
  1902. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1903. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1904. /* Runtime data (2nd block)
  1905. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1906. len = data_size;
  1907. IWL_DEBUG_INFO(priv,
  1908. "Copying (but not loading) uCode data len %zd\n", len);
  1909. memcpy(priv->ucode_data.v_addr, src, len);
  1910. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1911. src += len;
  1912. /* Initialization instructions (3rd block) */
  1913. if (init_size) {
  1914. len = init_size;
  1915. IWL_DEBUG_INFO(priv,
  1916. "Copying (but not loading) init instr len %zd\n", len);
  1917. memcpy(priv->ucode_init.v_addr, src, len);
  1918. src += len;
  1919. }
  1920. /* Initialization data (4th block) */
  1921. if (init_data_size) {
  1922. len = init_data_size;
  1923. IWL_DEBUG_INFO(priv,
  1924. "Copying (but not loading) init data len %zd\n", len);
  1925. memcpy(priv->ucode_init_data.v_addr, src, len);
  1926. src += len;
  1927. }
  1928. /* Bootstrap instructions (5th block) */
  1929. len = boot_size;
  1930. IWL_DEBUG_INFO(priv,
  1931. "Copying (but not loading) boot instr len %zd\n", len);
  1932. memcpy(priv->ucode_boot.v_addr, src, len);
  1933. /* We have our copies now, allow OS release its copies */
  1934. release_firmware(ucode_raw);
  1935. return 0;
  1936. err_pci_alloc:
  1937. IWL_ERR(priv, "failed to allocate pci memory\n");
  1938. ret = -ENOMEM;
  1939. iwl3945_dealloc_ucode_pci(priv);
  1940. err_release:
  1941. release_firmware(ucode_raw);
  1942. error:
  1943. return ret;
  1944. }
  1945. /**
  1946. * iwl3945_set_ucode_ptrs - Set uCode address location
  1947. *
  1948. * Tell initialization uCode where to find runtime uCode.
  1949. *
  1950. * BSM registers initially contain pointers to initialization uCode.
  1951. * We need to replace them to load runtime uCode inst and data,
  1952. * and to save runtime data when powering down.
  1953. */
  1954. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  1955. {
  1956. dma_addr_t pinst;
  1957. dma_addr_t pdata;
  1958. /* bits 31:0 for 3945 */
  1959. pinst = priv->ucode_code.p_addr;
  1960. pdata = priv->ucode_data_backup.p_addr;
  1961. /* Tell bootstrap uCode where to find image to load */
  1962. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  1963. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  1964. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  1965. priv->ucode_data.len);
  1966. /* Inst byte count must be last to set up, bit 31 signals uCode
  1967. * that all new ptr/size info is in place */
  1968. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  1969. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  1970. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  1971. return 0;
  1972. }
  1973. /**
  1974. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  1975. *
  1976. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  1977. *
  1978. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  1979. */
  1980. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  1981. {
  1982. /* Check alive response for "valid" sign from uCode */
  1983. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  1984. /* We had an error bringing up the hardware, so take it
  1985. * all the way back down so we can try again */
  1986. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  1987. goto restart;
  1988. }
  1989. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  1990. * This is a paranoid check, because we would not have gotten the
  1991. * "initialize" alive if code weren't properly loaded. */
  1992. if (iwl3945_verify_ucode(priv)) {
  1993. /* Runtime instruction load was bad;
  1994. * take it all the way back down so we can try again */
  1995. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  1996. goto restart;
  1997. }
  1998. /* Send pointers to protocol/runtime uCode image ... init code will
  1999. * load and launch runtime uCode, which will send us another "Alive"
  2000. * notification. */
  2001. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2002. if (iwl3945_set_ucode_ptrs(priv)) {
  2003. /* Runtime instruction load won't happen;
  2004. * take it all the way back down so we can try again */
  2005. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2006. goto restart;
  2007. }
  2008. return;
  2009. restart:
  2010. queue_work(priv->workqueue, &priv->restart);
  2011. }
  2012. /**
  2013. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2014. * from protocol/runtime uCode (initialization uCode's
  2015. * Alive gets handled by iwl3945_init_alive_start()).
  2016. */
  2017. static void iwl3945_alive_start(struct iwl_priv *priv)
  2018. {
  2019. int thermal_spin = 0;
  2020. u32 rfkill;
  2021. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2022. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2023. /* We had an error bringing up the hardware, so take it
  2024. * all the way back down so we can try again */
  2025. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2026. goto restart;
  2027. }
  2028. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2029. * This is a paranoid check, because we would not have gotten the
  2030. * "runtime" alive if code weren't properly loaded. */
  2031. if (iwl3945_verify_ucode(priv)) {
  2032. /* Runtime instruction load was bad;
  2033. * take it all the way back down so we can try again */
  2034. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2035. goto restart;
  2036. }
  2037. iwl_clear_stations_table(priv);
  2038. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2039. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2040. if (rfkill & 0x1) {
  2041. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2042. /* if RFKILL is not on, then wait for thermal
  2043. * sensor in adapter to kick in */
  2044. while (iwl3945_hw_get_temperature(priv) == 0) {
  2045. thermal_spin++;
  2046. udelay(10);
  2047. }
  2048. if (thermal_spin)
  2049. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2050. thermal_spin * 10);
  2051. } else
  2052. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2053. /* After the ALIVE response, we can send commands to 3945 uCode */
  2054. set_bit(STATUS_ALIVE, &priv->status);
  2055. if (iwl_is_rfkill(priv))
  2056. return;
  2057. ieee80211_wake_queues(priv->hw);
  2058. priv->active_rate = priv->rates_mask;
  2059. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  2060. iwl_power_update_mode(priv, false);
  2061. if (iwl_is_associated(priv)) {
  2062. struct iwl3945_rxon_cmd *active_rxon =
  2063. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2064. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2065. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2066. } else {
  2067. /* Initialize our rx_config data */
  2068. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2069. }
  2070. /* Configure Bluetooth device coexistence support */
  2071. iwl_send_bt_config(priv);
  2072. /* Configure the adapter for unassociated operation */
  2073. iwlcore_commit_rxon(priv);
  2074. iwl3945_reg_txpower_periodic(priv);
  2075. iwl3945_led_register(priv);
  2076. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2077. set_bit(STATUS_READY, &priv->status);
  2078. wake_up_interruptible(&priv->wait_command_queue);
  2079. /* reassociate for ADHOC mode */
  2080. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  2081. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  2082. priv->vif);
  2083. if (beacon)
  2084. iwl_mac_beacon_update(priv->hw, beacon);
  2085. }
  2086. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  2087. iwl_set_mode(priv, priv->iw_mode);
  2088. return;
  2089. restart:
  2090. queue_work(priv->workqueue, &priv->restart);
  2091. }
  2092. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2093. static void __iwl3945_down(struct iwl_priv *priv)
  2094. {
  2095. unsigned long flags;
  2096. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2097. struct ieee80211_conf *conf = NULL;
  2098. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2099. conf = ieee80211_get_hw_conf(priv->hw);
  2100. if (!exit_pending)
  2101. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2102. iwl3945_led_unregister(priv);
  2103. iwl_clear_stations_table(priv);
  2104. /* Unblock any waiting calls */
  2105. wake_up_interruptible_all(&priv->wait_command_queue);
  2106. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2107. * exiting the module */
  2108. if (!exit_pending)
  2109. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2110. /* stop and reset the on-board processor */
  2111. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2112. /* tell the device to stop sending interrupts */
  2113. spin_lock_irqsave(&priv->lock, flags);
  2114. iwl_disable_interrupts(priv);
  2115. spin_unlock_irqrestore(&priv->lock, flags);
  2116. iwl_synchronize_irq(priv);
  2117. if (priv->mac80211_registered)
  2118. ieee80211_stop_queues(priv->hw);
  2119. /* If we have not previously called iwl3945_init() then
  2120. * clear all bits but the RF Kill bits and return */
  2121. if (!iwl_is_init(priv)) {
  2122. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2123. STATUS_RF_KILL_HW |
  2124. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2125. STATUS_GEO_CONFIGURED |
  2126. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2127. STATUS_EXIT_PENDING;
  2128. goto exit;
  2129. }
  2130. /* ...otherwise clear out all the status bits but the RF Kill
  2131. * bit and continue taking the NIC down. */
  2132. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2133. STATUS_RF_KILL_HW |
  2134. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2135. STATUS_GEO_CONFIGURED |
  2136. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2137. STATUS_FW_ERROR |
  2138. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2139. STATUS_EXIT_PENDING;
  2140. priv->cfg->ops->lib->apm_ops.reset(priv);
  2141. spin_lock_irqsave(&priv->lock, flags);
  2142. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2143. spin_unlock_irqrestore(&priv->lock, flags);
  2144. iwl3945_hw_txq_ctx_stop(priv);
  2145. iwl3945_hw_rxq_stop(priv);
  2146. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  2147. APMG_CLK_VAL_DMA_CLK_RQT);
  2148. udelay(5);
  2149. if (exit_pending)
  2150. priv->cfg->ops->lib->apm_ops.stop(priv);
  2151. else
  2152. priv->cfg->ops->lib->apm_ops.reset(priv);
  2153. exit:
  2154. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2155. if (priv->ibss_beacon)
  2156. dev_kfree_skb(priv->ibss_beacon);
  2157. priv->ibss_beacon = NULL;
  2158. /* clear out any free frames */
  2159. iwl3945_clear_free_frames(priv);
  2160. }
  2161. static void iwl3945_down(struct iwl_priv *priv)
  2162. {
  2163. mutex_lock(&priv->mutex);
  2164. __iwl3945_down(priv);
  2165. mutex_unlock(&priv->mutex);
  2166. iwl3945_cancel_deferred_work(priv);
  2167. }
  2168. #define MAX_HW_RESTARTS 5
  2169. static int __iwl3945_up(struct iwl_priv *priv)
  2170. {
  2171. int rc, i;
  2172. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2173. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2174. return -EIO;
  2175. }
  2176. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2177. IWL_ERR(priv, "ucode not available for device bring up\n");
  2178. return -EIO;
  2179. }
  2180. /* If platform's RF_KILL switch is NOT set to KILL */
  2181. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2182. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2183. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2184. else {
  2185. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2186. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2187. return -ENODEV;
  2188. }
  2189. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2190. rc = iwl3945_hw_nic_init(priv);
  2191. if (rc) {
  2192. IWL_ERR(priv, "Unable to int nic\n");
  2193. return rc;
  2194. }
  2195. /* make sure rfkill handshake bits are cleared */
  2196. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2197. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2198. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2199. /* clear (again), then enable host interrupts */
  2200. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2201. iwl_enable_interrupts(priv);
  2202. /* really make sure rfkill handshake bits are cleared */
  2203. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2204. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2205. /* Copy original ucode data image from disk into backup cache.
  2206. * This will be used to initialize the on-board processor's
  2207. * data SRAM for a clean start when the runtime program first loads. */
  2208. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2209. priv->ucode_data.len);
  2210. /* We return success when we resume from suspend and rf_kill is on. */
  2211. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2212. return 0;
  2213. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2214. iwl_clear_stations_table(priv);
  2215. /* load bootstrap state machine,
  2216. * load bootstrap program into processor's memory,
  2217. * prepare to load the "initialize" uCode */
  2218. priv->cfg->ops->lib->load_ucode(priv);
  2219. if (rc) {
  2220. IWL_ERR(priv,
  2221. "Unable to set up bootstrap uCode: %d\n", rc);
  2222. continue;
  2223. }
  2224. /* start card; "initialize" will load runtime ucode */
  2225. iwl3945_nic_start(priv);
  2226. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2227. return 0;
  2228. }
  2229. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2230. __iwl3945_down(priv);
  2231. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2232. /* tried to restart and config the device for as long as our
  2233. * patience could withstand */
  2234. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2235. return -EIO;
  2236. }
  2237. /*****************************************************************************
  2238. *
  2239. * Workqueue callbacks
  2240. *
  2241. *****************************************************************************/
  2242. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2243. {
  2244. struct iwl_priv *priv =
  2245. container_of(data, struct iwl_priv, init_alive_start.work);
  2246. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2247. return;
  2248. mutex_lock(&priv->mutex);
  2249. iwl3945_init_alive_start(priv);
  2250. mutex_unlock(&priv->mutex);
  2251. }
  2252. static void iwl3945_bg_alive_start(struct work_struct *data)
  2253. {
  2254. struct iwl_priv *priv =
  2255. container_of(data, struct iwl_priv, alive_start.work);
  2256. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2257. return;
  2258. mutex_lock(&priv->mutex);
  2259. iwl3945_alive_start(priv);
  2260. mutex_unlock(&priv->mutex);
  2261. }
  2262. static void iwl3945_rfkill_poll(struct work_struct *data)
  2263. {
  2264. struct iwl_priv *priv =
  2265. container_of(data, struct iwl_priv, rfkill_poll.work);
  2266. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2267. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2268. else
  2269. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2270. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  2271. test_bit(STATUS_RF_KILL_HW, &priv->status));
  2272. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2273. round_jiffies_relative(2 * HZ));
  2274. }
  2275. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2276. static void iwl3945_bg_request_scan(struct work_struct *data)
  2277. {
  2278. struct iwl_priv *priv =
  2279. container_of(data, struct iwl_priv, request_scan);
  2280. struct iwl_host_cmd cmd = {
  2281. .id = REPLY_SCAN_CMD,
  2282. .len = sizeof(struct iwl3945_scan_cmd),
  2283. .flags = CMD_SIZE_HUGE,
  2284. };
  2285. int rc = 0;
  2286. struct iwl3945_scan_cmd *scan;
  2287. struct ieee80211_conf *conf = NULL;
  2288. u8 n_probes = 0;
  2289. enum ieee80211_band band;
  2290. bool is_active = false;
  2291. conf = ieee80211_get_hw_conf(priv->hw);
  2292. mutex_lock(&priv->mutex);
  2293. cancel_delayed_work(&priv->scan_check);
  2294. if (!iwl_is_ready(priv)) {
  2295. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2296. goto done;
  2297. }
  2298. /* Make sure the scan wasn't canceled before this queued work
  2299. * was given the chance to run... */
  2300. if (!test_bit(STATUS_SCANNING, &priv->status))
  2301. goto done;
  2302. /* This should never be called or scheduled if there is currently
  2303. * a scan active in the hardware. */
  2304. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2305. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2306. "Ignoring second request.\n");
  2307. rc = -EIO;
  2308. goto done;
  2309. }
  2310. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2311. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2312. goto done;
  2313. }
  2314. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2315. IWL_DEBUG_HC(priv,
  2316. "Scan request while abort pending. Queuing.\n");
  2317. goto done;
  2318. }
  2319. if (iwl_is_rfkill(priv)) {
  2320. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2321. goto done;
  2322. }
  2323. if (!test_bit(STATUS_READY, &priv->status)) {
  2324. IWL_DEBUG_HC(priv,
  2325. "Scan request while uninitialized. Queuing.\n");
  2326. goto done;
  2327. }
  2328. if (!priv->scan_bands) {
  2329. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2330. goto done;
  2331. }
  2332. if (!priv->scan) {
  2333. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2334. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2335. if (!priv->scan) {
  2336. rc = -ENOMEM;
  2337. goto done;
  2338. }
  2339. }
  2340. scan = priv->scan;
  2341. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2342. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2343. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2344. if (iwl_is_associated(priv)) {
  2345. u16 interval = 0;
  2346. u32 extra;
  2347. u32 suspend_time = 100;
  2348. u32 scan_suspend_time = 100;
  2349. unsigned long flags;
  2350. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2351. spin_lock_irqsave(&priv->lock, flags);
  2352. interval = priv->beacon_int;
  2353. spin_unlock_irqrestore(&priv->lock, flags);
  2354. scan->suspend_time = 0;
  2355. scan->max_out_time = cpu_to_le32(200 * 1024);
  2356. if (!interval)
  2357. interval = suspend_time;
  2358. /*
  2359. * suspend time format:
  2360. * 0-19: beacon interval in usec (time before exec.)
  2361. * 20-23: 0
  2362. * 24-31: number of beacons (suspend between channels)
  2363. */
  2364. extra = (suspend_time / interval) << 24;
  2365. scan_suspend_time = 0xFF0FFFFF &
  2366. (extra | ((suspend_time % interval) * 1024));
  2367. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2368. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2369. scan_suspend_time, interval);
  2370. }
  2371. if (priv->scan_request->n_ssids) {
  2372. int i, p = 0;
  2373. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2374. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2375. /* always does wildcard anyway */
  2376. if (!priv->scan_request->ssids[i].ssid_len)
  2377. continue;
  2378. scan->direct_scan[p].id = WLAN_EID_SSID;
  2379. scan->direct_scan[p].len =
  2380. priv->scan_request->ssids[i].ssid_len;
  2381. memcpy(scan->direct_scan[p].ssid,
  2382. priv->scan_request->ssids[i].ssid,
  2383. priv->scan_request->ssids[i].ssid_len);
  2384. n_probes++;
  2385. p++;
  2386. }
  2387. is_active = true;
  2388. } else
  2389. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2390. /* We don't build a direct scan probe request; the uCode will do
  2391. * that based on the direct_mask added to each channel entry */
  2392. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2393. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2394. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2395. /* flags + rate selection */
  2396. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2397. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2398. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2399. scan->good_CRC_th = 0;
  2400. band = IEEE80211_BAND_2GHZ;
  2401. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2402. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2403. /*
  2404. * If active scaning is requested but a certain channel
  2405. * is marked passive, we can do active scanning if we
  2406. * detect transmissions.
  2407. */
  2408. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
  2409. band = IEEE80211_BAND_5GHZ;
  2410. } else {
  2411. IWL_WARN(priv, "Invalid scan band count\n");
  2412. goto done;
  2413. }
  2414. scan->tx_cmd.len = cpu_to_le16(
  2415. iwl_fill_probe_req(priv,
  2416. (struct ieee80211_mgmt *)scan->data,
  2417. priv->scan_request->ie,
  2418. priv->scan_request->ie_len,
  2419. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2420. /* select Rx antennas */
  2421. scan->flags |= iwl3945_get_antenna_flags(priv);
  2422. if (iwl_is_monitor_mode(priv))
  2423. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2424. scan->channel_count =
  2425. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2426. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2427. if (scan->channel_count == 0) {
  2428. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2429. goto done;
  2430. }
  2431. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2432. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2433. cmd.data = scan;
  2434. scan->len = cpu_to_le16(cmd.len);
  2435. set_bit(STATUS_SCAN_HW, &priv->status);
  2436. rc = iwl_send_cmd_sync(priv, &cmd);
  2437. if (rc)
  2438. goto done;
  2439. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2440. IWL_SCAN_CHECK_WATCHDOG);
  2441. mutex_unlock(&priv->mutex);
  2442. return;
  2443. done:
  2444. /* can not perform scan make sure we clear scanning
  2445. * bits from status so next scan request can be performed.
  2446. * if we dont clear scanning status bit here all next scan
  2447. * will fail
  2448. */
  2449. clear_bit(STATUS_SCAN_HW, &priv->status);
  2450. clear_bit(STATUS_SCANNING, &priv->status);
  2451. /* inform mac80211 scan aborted */
  2452. queue_work(priv->workqueue, &priv->scan_completed);
  2453. mutex_unlock(&priv->mutex);
  2454. }
  2455. static void iwl3945_bg_up(struct work_struct *data)
  2456. {
  2457. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  2458. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2459. return;
  2460. mutex_lock(&priv->mutex);
  2461. __iwl3945_up(priv);
  2462. mutex_unlock(&priv->mutex);
  2463. }
  2464. static void iwl3945_bg_restart(struct work_struct *data)
  2465. {
  2466. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2467. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2468. return;
  2469. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2470. mutex_lock(&priv->mutex);
  2471. priv->vif = NULL;
  2472. priv->is_open = 0;
  2473. mutex_unlock(&priv->mutex);
  2474. iwl3945_down(priv);
  2475. ieee80211_restart_hw(priv->hw);
  2476. } else {
  2477. iwl3945_down(priv);
  2478. queue_work(priv->workqueue, &priv->up);
  2479. }
  2480. }
  2481. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2482. {
  2483. struct iwl_priv *priv =
  2484. container_of(data, struct iwl_priv, rx_replenish);
  2485. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2486. return;
  2487. mutex_lock(&priv->mutex);
  2488. iwl3945_rx_replenish(priv);
  2489. mutex_unlock(&priv->mutex);
  2490. }
  2491. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2492. void iwl3945_post_associate(struct iwl_priv *priv)
  2493. {
  2494. int rc = 0;
  2495. struct ieee80211_conf *conf = NULL;
  2496. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2497. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2498. return;
  2499. }
  2500. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2501. priv->assoc_id, priv->active_rxon.bssid_addr);
  2502. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2503. return;
  2504. if (!priv->vif || !priv->is_open)
  2505. return;
  2506. iwl_scan_cancel_timeout(priv, 200);
  2507. conf = ieee80211_get_hw_conf(priv->hw);
  2508. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2509. iwlcore_commit_rxon(priv);
  2510. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2511. iwl_setup_rxon_timing(priv);
  2512. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2513. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2514. if (rc)
  2515. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2516. "Attempting to continue.\n");
  2517. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2518. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2519. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2520. priv->assoc_id, priv->beacon_int);
  2521. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2522. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2523. else
  2524. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2525. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2526. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2527. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2528. else
  2529. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2530. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2531. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2532. }
  2533. iwlcore_commit_rxon(priv);
  2534. switch (priv->iw_mode) {
  2535. case NL80211_IFTYPE_STATION:
  2536. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2537. break;
  2538. case NL80211_IFTYPE_ADHOC:
  2539. priv->assoc_id = 1;
  2540. iwl_add_station(priv, priv->bssid, 0, CMD_SYNC, NULL);
  2541. iwl3945_sync_sta(priv, IWL_STA_ID,
  2542. (priv->band == IEEE80211_BAND_5GHZ) ?
  2543. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2544. CMD_ASYNC);
  2545. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2546. iwl3945_send_beacon_cmd(priv);
  2547. break;
  2548. default:
  2549. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2550. __func__, priv->iw_mode);
  2551. break;
  2552. }
  2553. iwl_activate_qos(priv, 0);
  2554. /* we have just associated, don't start scan too early */
  2555. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2556. }
  2557. /*****************************************************************************
  2558. *
  2559. * mac80211 entry point functions
  2560. *
  2561. *****************************************************************************/
  2562. #define UCODE_READY_TIMEOUT (2 * HZ)
  2563. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2564. {
  2565. struct iwl_priv *priv = hw->priv;
  2566. int ret;
  2567. IWL_DEBUG_MAC80211(priv, "enter\n");
  2568. /* we should be verifying the device is ready to be opened */
  2569. mutex_lock(&priv->mutex);
  2570. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2571. * ucode filename and max sizes are card-specific. */
  2572. if (!priv->ucode_code.len) {
  2573. ret = iwl3945_read_ucode(priv);
  2574. if (ret) {
  2575. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2576. mutex_unlock(&priv->mutex);
  2577. goto out_release_irq;
  2578. }
  2579. }
  2580. ret = __iwl3945_up(priv);
  2581. mutex_unlock(&priv->mutex);
  2582. if (ret)
  2583. goto out_release_irq;
  2584. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2585. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2586. * mac80211 will not be run successfully. */
  2587. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2588. test_bit(STATUS_READY, &priv->status),
  2589. UCODE_READY_TIMEOUT);
  2590. if (!ret) {
  2591. if (!test_bit(STATUS_READY, &priv->status)) {
  2592. IWL_ERR(priv,
  2593. "Wait for START_ALIVE timeout after %dms.\n",
  2594. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2595. ret = -ETIMEDOUT;
  2596. goto out_release_irq;
  2597. }
  2598. }
  2599. /* ucode is running and will send rfkill notifications,
  2600. * no need to poll the killswitch state anymore */
  2601. cancel_delayed_work(&priv->rfkill_poll);
  2602. priv->is_open = 1;
  2603. IWL_DEBUG_MAC80211(priv, "leave\n");
  2604. return 0;
  2605. out_release_irq:
  2606. priv->is_open = 0;
  2607. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2608. return ret;
  2609. }
  2610. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2611. {
  2612. struct iwl_priv *priv = hw->priv;
  2613. IWL_DEBUG_MAC80211(priv, "enter\n");
  2614. if (!priv->is_open) {
  2615. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2616. return;
  2617. }
  2618. priv->is_open = 0;
  2619. if (iwl_is_ready_rf(priv)) {
  2620. /* stop mac, cancel any scan request and clear
  2621. * RXON_FILTER_ASSOC_MSK BIT
  2622. */
  2623. mutex_lock(&priv->mutex);
  2624. iwl_scan_cancel_timeout(priv, 100);
  2625. mutex_unlock(&priv->mutex);
  2626. }
  2627. iwl3945_down(priv);
  2628. flush_workqueue(priv->workqueue);
  2629. /* start polling the killswitch state again */
  2630. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2631. round_jiffies_relative(2 * HZ));
  2632. IWL_DEBUG_MAC80211(priv, "leave\n");
  2633. }
  2634. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2635. {
  2636. struct iwl_priv *priv = hw->priv;
  2637. IWL_DEBUG_MAC80211(priv, "enter\n");
  2638. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2639. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2640. if (iwl3945_tx_skb(priv, skb))
  2641. dev_kfree_skb_any(skb);
  2642. IWL_DEBUG_MAC80211(priv, "leave\n");
  2643. return NETDEV_TX_OK;
  2644. }
  2645. void iwl3945_config_ap(struct iwl_priv *priv)
  2646. {
  2647. int rc = 0;
  2648. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2649. return;
  2650. /* The following should be done only at AP bring up */
  2651. if (!(iwl_is_associated(priv))) {
  2652. /* RXON - unassoc (to set timing command) */
  2653. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2654. iwlcore_commit_rxon(priv);
  2655. /* RXON Timing */
  2656. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2657. iwl_setup_rxon_timing(priv);
  2658. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2659. sizeof(priv->rxon_timing),
  2660. &priv->rxon_timing);
  2661. if (rc)
  2662. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2663. "Attempting to continue.\n");
  2664. /* FIXME: what should be the assoc_id for AP? */
  2665. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2666. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2667. priv->staging_rxon.flags |=
  2668. RXON_FLG_SHORT_PREAMBLE_MSK;
  2669. else
  2670. priv->staging_rxon.flags &=
  2671. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2672. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2673. if (priv->assoc_capability &
  2674. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2675. priv->staging_rxon.flags |=
  2676. RXON_FLG_SHORT_SLOT_MSK;
  2677. else
  2678. priv->staging_rxon.flags &=
  2679. ~RXON_FLG_SHORT_SLOT_MSK;
  2680. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2681. priv->staging_rxon.flags &=
  2682. ~RXON_FLG_SHORT_SLOT_MSK;
  2683. }
  2684. /* restore RXON assoc */
  2685. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2686. iwlcore_commit_rxon(priv);
  2687. iwl_add_station(priv, iwl_bcast_addr, 0, CMD_SYNC, NULL);
  2688. }
  2689. iwl3945_send_beacon_cmd(priv);
  2690. /* FIXME - we need to add code here to detect a totally new
  2691. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2692. * clear sta table, add BCAST sta... */
  2693. }
  2694. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2695. struct ieee80211_vif *vif,
  2696. struct ieee80211_sta *sta,
  2697. struct ieee80211_key_conf *key)
  2698. {
  2699. struct iwl_priv *priv = hw->priv;
  2700. const u8 *addr;
  2701. int ret = 0;
  2702. u8 sta_id = IWL_INVALID_STATION;
  2703. u8 static_key;
  2704. IWL_DEBUG_MAC80211(priv, "enter\n");
  2705. if (iwl3945_mod_params.sw_crypto) {
  2706. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2707. return -EOPNOTSUPP;
  2708. }
  2709. addr = sta ? sta->addr : iwl_bcast_addr;
  2710. static_key = !iwl_is_associated(priv);
  2711. if (!static_key) {
  2712. sta_id = iwl_find_station(priv, addr);
  2713. if (sta_id == IWL_INVALID_STATION) {
  2714. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2715. addr);
  2716. return -EINVAL;
  2717. }
  2718. }
  2719. mutex_lock(&priv->mutex);
  2720. iwl_scan_cancel_timeout(priv, 100);
  2721. mutex_unlock(&priv->mutex);
  2722. switch (cmd) {
  2723. case SET_KEY:
  2724. if (static_key)
  2725. ret = iwl3945_set_static_key(priv, key);
  2726. else
  2727. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2728. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2729. break;
  2730. case DISABLE_KEY:
  2731. if (static_key)
  2732. ret = iwl3945_remove_static_key(priv);
  2733. else
  2734. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2735. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2736. break;
  2737. default:
  2738. ret = -EINVAL;
  2739. }
  2740. IWL_DEBUG_MAC80211(priv, "leave\n");
  2741. return ret;
  2742. }
  2743. /*****************************************************************************
  2744. *
  2745. * sysfs attributes
  2746. *
  2747. *****************************************************************************/
  2748. #ifdef CONFIG_IWLWIFI_DEBUG
  2749. /*
  2750. * The following adds a new attribute to the sysfs representation
  2751. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2752. * used for controlling the debug level.
  2753. *
  2754. * See the level definitions in iwl for details.
  2755. *
  2756. * The debug_level being managed using sysfs below is a per device debug
  2757. * level that is used instead of the global debug level if it (the per
  2758. * device debug level) is set.
  2759. */
  2760. static ssize_t show_debug_level(struct device *d,
  2761. struct device_attribute *attr, char *buf)
  2762. {
  2763. struct iwl_priv *priv = dev_get_drvdata(d);
  2764. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2765. }
  2766. static ssize_t store_debug_level(struct device *d,
  2767. struct device_attribute *attr,
  2768. const char *buf, size_t count)
  2769. {
  2770. struct iwl_priv *priv = dev_get_drvdata(d);
  2771. unsigned long val;
  2772. int ret;
  2773. ret = strict_strtoul(buf, 0, &val);
  2774. if (ret)
  2775. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2776. else {
  2777. priv->debug_level = val;
  2778. if (iwl_alloc_traffic_mem(priv))
  2779. IWL_ERR(priv,
  2780. "Not enough memory to generate traffic log\n");
  2781. }
  2782. return strnlen(buf, count);
  2783. }
  2784. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2785. show_debug_level, store_debug_level);
  2786. #endif /* CONFIG_IWLWIFI_DEBUG */
  2787. static ssize_t show_temperature(struct device *d,
  2788. struct device_attribute *attr, char *buf)
  2789. {
  2790. struct iwl_priv *priv = dev_get_drvdata(d);
  2791. if (!iwl_is_alive(priv))
  2792. return -EAGAIN;
  2793. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2794. }
  2795. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2796. static ssize_t show_tx_power(struct device *d,
  2797. struct device_attribute *attr, char *buf)
  2798. {
  2799. struct iwl_priv *priv = dev_get_drvdata(d);
  2800. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2801. }
  2802. static ssize_t store_tx_power(struct device *d,
  2803. struct device_attribute *attr,
  2804. const char *buf, size_t count)
  2805. {
  2806. struct iwl_priv *priv = dev_get_drvdata(d);
  2807. char *p = (char *)buf;
  2808. u32 val;
  2809. val = simple_strtoul(p, &p, 10);
  2810. if (p == buf)
  2811. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2812. else
  2813. iwl3945_hw_reg_set_txpower(priv, val);
  2814. return count;
  2815. }
  2816. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2817. static ssize_t show_flags(struct device *d,
  2818. struct device_attribute *attr, char *buf)
  2819. {
  2820. struct iwl_priv *priv = dev_get_drvdata(d);
  2821. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2822. }
  2823. static ssize_t store_flags(struct device *d,
  2824. struct device_attribute *attr,
  2825. const char *buf, size_t count)
  2826. {
  2827. struct iwl_priv *priv = dev_get_drvdata(d);
  2828. u32 flags = simple_strtoul(buf, NULL, 0);
  2829. mutex_lock(&priv->mutex);
  2830. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2831. /* Cancel any currently running scans... */
  2832. if (iwl_scan_cancel_timeout(priv, 100))
  2833. IWL_WARN(priv, "Could not cancel scan.\n");
  2834. else {
  2835. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2836. flags);
  2837. priv->staging_rxon.flags = cpu_to_le32(flags);
  2838. iwlcore_commit_rxon(priv);
  2839. }
  2840. }
  2841. mutex_unlock(&priv->mutex);
  2842. return count;
  2843. }
  2844. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2845. static ssize_t show_filter_flags(struct device *d,
  2846. struct device_attribute *attr, char *buf)
  2847. {
  2848. struct iwl_priv *priv = dev_get_drvdata(d);
  2849. return sprintf(buf, "0x%04X\n",
  2850. le32_to_cpu(priv->active_rxon.filter_flags));
  2851. }
  2852. static ssize_t store_filter_flags(struct device *d,
  2853. struct device_attribute *attr,
  2854. const char *buf, size_t count)
  2855. {
  2856. struct iwl_priv *priv = dev_get_drvdata(d);
  2857. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2858. mutex_lock(&priv->mutex);
  2859. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2860. /* Cancel any currently running scans... */
  2861. if (iwl_scan_cancel_timeout(priv, 100))
  2862. IWL_WARN(priv, "Could not cancel scan.\n");
  2863. else {
  2864. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2865. "0x%04X\n", filter_flags);
  2866. priv->staging_rxon.filter_flags =
  2867. cpu_to_le32(filter_flags);
  2868. iwlcore_commit_rxon(priv);
  2869. }
  2870. }
  2871. mutex_unlock(&priv->mutex);
  2872. return count;
  2873. }
  2874. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2875. store_filter_flags);
  2876. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  2877. static ssize_t show_measurement(struct device *d,
  2878. struct device_attribute *attr, char *buf)
  2879. {
  2880. struct iwl_priv *priv = dev_get_drvdata(d);
  2881. struct iwl_spectrum_notification measure_report;
  2882. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2883. u8 *data = (u8 *)&measure_report;
  2884. unsigned long flags;
  2885. spin_lock_irqsave(&priv->lock, flags);
  2886. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  2887. spin_unlock_irqrestore(&priv->lock, flags);
  2888. return 0;
  2889. }
  2890. memcpy(&measure_report, &priv->measure_report, size);
  2891. priv->measurement_status = 0;
  2892. spin_unlock_irqrestore(&priv->lock, flags);
  2893. while (size && (PAGE_SIZE - len)) {
  2894. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2895. PAGE_SIZE - len, 1);
  2896. len = strlen(buf);
  2897. if (PAGE_SIZE - len)
  2898. buf[len++] = '\n';
  2899. ofs += 16;
  2900. size -= min(size, 16U);
  2901. }
  2902. return len;
  2903. }
  2904. static ssize_t store_measurement(struct device *d,
  2905. struct device_attribute *attr,
  2906. const char *buf, size_t count)
  2907. {
  2908. struct iwl_priv *priv = dev_get_drvdata(d);
  2909. struct ieee80211_measurement_params params = {
  2910. .channel = le16_to_cpu(priv->active_rxon.channel),
  2911. .start_time = cpu_to_le64(priv->last_tsf),
  2912. .duration = cpu_to_le16(1),
  2913. };
  2914. u8 type = IWL_MEASURE_BASIC;
  2915. u8 buffer[32];
  2916. u8 channel;
  2917. if (count) {
  2918. char *p = buffer;
  2919. strncpy(buffer, buf, min(sizeof(buffer), count));
  2920. channel = simple_strtoul(p, NULL, 0);
  2921. if (channel)
  2922. params.channel = channel;
  2923. p = buffer;
  2924. while (*p && *p != ' ')
  2925. p++;
  2926. if (*p)
  2927. type = simple_strtoul(p + 1, NULL, 0);
  2928. }
  2929. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  2930. "channel %d (for '%s')\n", type, params.channel, buf);
  2931. iwl3945_get_measurement(priv, &params, type);
  2932. return count;
  2933. }
  2934. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  2935. show_measurement, store_measurement);
  2936. #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
  2937. static ssize_t store_retry_rate(struct device *d,
  2938. struct device_attribute *attr,
  2939. const char *buf, size_t count)
  2940. {
  2941. struct iwl_priv *priv = dev_get_drvdata(d);
  2942. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  2943. if (priv->retry_rate <= 0)
  2944. priv->retry_rate = 1;
  2945. return count;
  2946. }
  2947. static ssize_t show_retry_rate(struct device *d,
  2948. struct device_attribute *attr, char *buf)
  2949. {
  2950. struct iwl_priv *priv = dev_get_drvdata(d);
  2951. return sprintf(buf, "%d", priv->retry_rate);
  2952. }
  2953. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  2954. store_retry_rate);
  2955. static ssize_t show_channels(struct device *d,
  2956. struct device_attribute *attr, char *buf)
  2957. {
  2958. /* all this shit doesn't belong into sysfs anyway */
  2959. return 0;
  2960. }
  2961. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  2962. static ssize_t show_statistics(struct device *d,
  2963. struct device_attribute *attr, char *buf)
  2964. {
  2965. struct iwl_priv *priv = dev_get_drvdata(d);
  2966. u32 size = sizeof(struct iwl3945_notif_statistics);
  2967. u32 len = 0, ofs = 0;
  2968. u8 *data = (u8 *)&priv->statistics_39;
  2969. int rc = 0;
  2970. if (!iwl_is_alive(priv))
  2971. return -EAGAIN;
  2972. mutex_lock(&priv->mutex);
  2973. rc = iwl_send_statistics_request(priv, 0);
  2974. mutex_unlock(&priv->mutex);
  2975. if (rc) {
  2976. len = sprintf(buf,
  2977. "Error sending statistics request: 0x%08X\n", rc);
  2978. return len;
  2979. }
  2980. while (size && (PAGE_SIZE - len)) {
  2981. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2982. PAGE_SIZE - len, 1);
  2983. len = strlen(buf);
  2984. if (PAGE_SIZE - len)
  2985. buf[len++] = '\n';
  2986. ofs += 16;
  2987. size -= min(size, 16U);
  2988. }
  2989. return len;
  2990. }
  2991. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2992. static ssize_t show_antenna(struct device *d,
  2993. struct device_attribute *attr, char *buf)
  2994. {
  2995. struct iwl_priv *priv = dev_get_drvdata(d);
  2996. if (!iwl_is_alive(priv))
  2997. return -EAGAIN;
  2998. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  2999. }
  3000. static ssize_t store_antenna(struct device *d,
  3001. struct device_attribute *attr,
  3002. const char *buf, size_t count)
  3003. {
  3004. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3005. int ant;
  3006. if (count == 0)
  3007. return 0;
  3008. if (sscanf(buf, "%1i", &ant) != 1) {
  3009. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3010. return count;
  3011. }
  3012. if ((ant >= 0) && (ant <= 2)) {
  3013. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3014. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3015. } else
  3016. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3017. return count;
  3018. }
  3019. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3020. static ssize_t show_status(struct device *d,
  3021. struct device_attribute *attr, char *buf)
  3022. {
  3023. struct iwl_priv *priv = dev_get_drvdata(d);
  3024. if (!iwl_is_alive(priv))
  3025. return -EAGAIN;
  3026. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3027. }
  3028. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3029. static ssize_t dump_error_log(struct device *d,
  3030. struct device_attribute *attr,
  3031. const char *buf, size_t count)
  3032. {
  3033. struct iwl_priv *priv = dev_get_drvdata(d);
  3034. char *p = (char *)buf;
  3035. if (p[0] == '1')
  3036. iwl3945_dump_nic_error_log(priv);
  3037. return strnlen(buf, count);
  3038. }
  3039. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3040. static ssize_t dump_event_log(struct device *d,
  3041. struct device_attribute *attr,
  3042. const char *buf, size_t count)
  3043. {
  3044. struct iwl_priv *priv = dev_get_drvdata(d);
  3045. char *p = (char *)buf;
  3046. if (p[0] == '1')
  3047. iwl3945_dump_nic_event_log(priv);
  3048. return strnlen(buf, count);
  3049. }
  3050. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  3051. /*****************************************************************************
  3052. *
  3053. * driver setup and tear down
  3054. *
  3055. *****************************************************************************/
  3056. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3057. {
  3058. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3059. init_waitqueue_head(&priv->wait_command_queue);
  3060. INIT_WORK(&priv->up, iwl3945_bg_up);
  3061. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3062. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3063. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3064. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3065. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3066. INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
  3067. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3068. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3069. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3070. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3071. iwl3945_hw_setup_deferred_work(priv);
  3072. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3073. iwl3945_irq_tasklet, (unsigned long)priv);
  3074. }
  3075. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3076. {
  3077. iwl3945_hw_cancel_deferred_work(priv);
  3078. cancel_delayed_work_sync(&priv->init_alive_start);
  3079. cancel_delayed_work(&priv->scan_check);
  3080. cancel_delayed_work(&priv->alive_start);
  3081. cancel_work_sync(&priv->beacon_update);
  3082. }
  3083. static struct attribute *iwl3945_sysfs_entries[] = {
  3084. &dev_attr_antenna.attr,
  3085. &dev_attr_channels.attr,
  3086. &dev_attr_dump_errors.attr,
  3087. &dev_attr_dump_events.attr,
  3088. &dev_attr_flags.attr,
  3089. &dev_attr_filter_flags.attr,
  3090. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3091. &dev_attr_measurement.attr,
  3092. #endif
  3093. &dev_attr_retry_rate.attr,
  3094. &dev_attr_statistics.attr,
  3095. &dev_attr_status.attr,
  3096. &dev_attr_temperature.attr,
  3097. &dev_attr_tx_power.attr,
  3098. #ifdef CONFIG_IWLWIFI_DEBUG
  3099. &dev_attr_debug_level.attr,
  3100. #endif
  3101. NULL
  3102. };
  3103. static struct attribute_group iwl3945_attribute_group = {
  3104. .name = NULL, /* put in device directory */
  3105. .attrs = iwl3945_sysfs_entries,
  3106. };
  3107. static struct ieee80211_ops iwl3945_hw_ops = {
  3108. .tx = iwl3945_mac_tx,
  3109. .start = iwl3945_mac_start,
  3110. .stop = iwl3945_mac_stop,
  3111. .add_interface = iwl_mac_add_interface,
  3112. .remove_interface = iwl_mac_remove_interface,
  3113. .config = iwl_mac_config,
  3114. .configure_filter = iwl_configure_filter,
  3115. .set_key = iwl3945_mac_set_key,
  3116. .get_tx_stats = iwl_mac_get_tx_stats,
  3117. .conf_tx = iwl_mac_conf_tx,
  3118. .reset_tsf = iwl_mac_reset_tsf,
  3119. .bss_info_changed = iwl_bss_info_changed,
  3120. .hw_scan = iwl_mac_hw_scan
  3121. };
  3122. static int iwl3945_init_drv(struct iwl_priv *priv)
  3123. {
  3124. int ret;
  3125. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3126. priv->retry_rate = 1;
  3127. priv->ibss_beacon = NULL;
  3128. spin_lock_init(&priv->lock);
  3129. spin_lock_init(&priv->sta_lock);
  3130. spin_lock_init(&priv->hcmd_lock);
  3131. INIT_LIST_HEAD(&priv->free_frames);
  3132. mutex_init(&priv->mutex);
  3133. /* Clear the driver's (not device's) station table */
  3134. iwl_clear_stations_table(priv);
  3135. priv->data_retry_limit = -1;
  3136. priv->ieee_channels = NULL;
  3137. priv->ieee_rates = NULL;
  3138. priv->band = IEEE80211_BAND_2GHZ;
  3139. priv->iw_mode = NL80211_IFTYPE_STATION;
  3140. iwl_reset_qos(priv);
  3141. priv->qos_data.qos_active = 0;
  3142. priv->qos_data.qos_cap.val = 0;
  3143. priv->rates_mask = IWL_RATES_MASK;
  3144. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3145. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3146. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3147. eeprom->version);
  3148. ret = -EINVAL;
  3149. goto err;
  3150. }
  3151. ret = iwl_init_channel_map(priv);
  3152. if (ret) {
  3153. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3154. goto err;
  3155. }
  3156. /* Set up txpower settings in driver for all channels */
  3157. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3158. ret = -EIO;
  3159. goto err_free_channel_map;
  3160. }
  3161. ret = iwlcore_init_geos(priv);
  3162. if (ret) {
  3163. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3164. goto err_free_channel_map;
  3165. }
  3166. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3167. return 0;
  3168. err_free_channel_map:
  3169. iwl_free_channel_map(priv);
  3170. err:
  3171. return ret;
  3172. }
  3173. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3174. {
  3175. int ret;
  3176. struct ieee80211_hw *hw = priv->hw;
  3177. hw->rate_control_algorithm = "iwl-3945-rs";
  3178. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3179. /* Tell mac80211 our characteristics */
  3180. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3181. IEEE80211_HW_NOISE_DBM |
  3182. IEEE80211_HW_SPECTRUM_MGMT |
  3183. IEEE80211_HW_SUPPORTS_PS |
  3184. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  3185. hw->wiphy->interface_modes =
  3186. BIT(NL80211_IFTYPE_STATION) |
  3187. BIT(NL80211_IFTYPE_ADHOC);
  3188. hw->wiphy->custom_regulatory = true;
  3189. /* Firmware does not support this */
  3190. hw->wiphy->disable_beacon_hints = true;
  3191. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3192. /* we create the 802.11 header and a zero-length SSID element */
  3193. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  3194. /* Default value; 4 EDCA QOS priorities */
  3195. hw->queues = 4;
  3196. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3197. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3198. &priv->bands[IEEE80211_BAND_2GHZ];
  3199. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3200. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3201. &priv->bands[IEEE80211_BAND_5GHZ];
  3202. ret = ieee80211_register_hw(priv->hw);
  3203. if (ret) {
  3204. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3205. return ret;
  3206. }
  3207. priv->mac80211_registered = 1;
  3208. return 0;
  3209. }
  3210. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3211. {
  3212. int err = 0;
  3213. struct iwl_priv *priv;
  3214. struct ieee80211_hw *hw;
  3215. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3216. struct iwl3945_eeprom *eeprom;
  3217. unsigned long flags;
  3218. /***********************
  3219. * 1. Allocating HW data
  3220. * ********************/
  3221. /* mac80211 allocates memory for this device instance, including
  3222. * space for this driver's private structure */
  3223. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3224. if (hw == NULL) {
  3225. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3226. err = -ENOMEM;
  3227. goto out;
  3228. }
  3229. priv = hw->priv;
  3230. SET_IEEE80211_DEV(hw, &pdev->dev);
  3231. /*
  3232. * Disabling hardware scan means that mac80211 will perform scans
  3233. * "the hard way", rather than using device's scan.
  3234. */
  3235. if (iwl3945_mod_params.disable_hw_scan) {
  3236. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3237. iwl3945_hw_ops.hw_scan = NULL;
  3238. }
  3239. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3240. priv->cfg = cfg;
  3241. priv->pci_dev = pdev;
  3242. priv->inta_mask = CSR_INI_SET_MASK;
  3243. #ifdef CONFIG_IWLWIFI_DEBUG
  3244. atomic_set(&priv->restrict_refcnt, 0);
  3245. #endif
  3246. if (iwl_alloc_traffic_mem(priv))
  3247. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3248. /***************************
  3249. * 2. Initializing PCI bus
  3250. * *************************/
  3251. if (pci_enable_device(pdev)) {
  3252. err = -ENODEV;
  3253. goto out_ieee80211_free_hw;
  3254. }
  3255. pci_set_master(pdev);
  3256. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3257. if (!err)
  3258. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3259. if (err) {
  3260. IWL_WARN(priv, "No suitable DMA available.\n");
  3261. goto out_pci_disable_device;
  3262. }
  3263. pci_set_drvdata(pdev, priv);
  3264. err = pci_request_regions(pdev, DRV_NAME);
  3265. if (err)
  3266. goto out_pci_disable_device;
  3267. /***********************
  3268. * 3. Read REV Register
  3269. * ********************/
  3270. priv->hw_base = pci_iomap(pdev, 0, 0);
  3271. if (!priv->hw_base) {
  3272. err = -ENODEV;
  3273. goto out_pci_release_regions;
  3274. }
  3275. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3276. (unsigned long long) pci_resource_len(pdev, 0));
  3277. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3278. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3279. * PCI Tx retries from interfering with C3 CPU state */
  3280. pci_write_config_byte(pdev, 0x41, 0x00);
  3281. /* this spin lock will be used in apm_ops.init and EEPROM access
  3282. * we should init now
  3283. */
  3284. spin_lock_init(&priv->reg_lock);
  3285. /* amp init */
  3286. err = priv->cfg->ops->lib->apm_ops.init(priv);
  3287. if (err < 0) {
  3288. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  3289. goto out_iounmap;
  3290. }
  3291. /***********************
  3292. * 4. Read EEPROM
  3293. * ********************/
  3294. /* Read the EEPROM */
  3295. err = iwl_eeprom_init(priv);
  3296. if (err) {
  3297. IWL_ERR(priv, "Unable to init EEPROM\n");
  3298. goto out_iounmap;
  3299. }
  3300. /* MAC Address location in EEPROM same for 3945/4965 */
  3301. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3302. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3303. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3304. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3305. /***********************
  3306. * 5. Setup HW Constants
  3307. * ********************/
  3308. /* Device-specific setup */
  3309. if (iwl3945_hw_set_hw_params(priv)) {
  3310. IWL_ERR(priv, "failed to set hw settings\n");
  3311. goto out_eeprom_free;
  3312. }
  3313. /***********************
  3314. * 6. Setup priv
  3315. * ********************/
  3316. err = iwl3945_init_drv(priv);
  3317. if (err) {
  3318. IWL_ERR(priv, "initializing driver failed\n");
  3319. goto out_unset_hw_params;
  3320. }
  3321. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3322. priv->cfg->name);
  3323. /***********************
  3324. * 7. Setup Services
  3325. * ********************/
  3326. spin_lock_irqsave(&priv->lock, flags);
  3327. iwl_disable_interrupts(priv);
  3328. spin_unlock_irqrestore(&priv->lock, flags);
  3329. pci_enable_msi(priv->pci_dev);
  3330. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3331. IRQF_SHARED, DRV_NAME, priv);
  3332. if (err) {
  3333. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3334. goto out_disable_msi;
  3335. }
  3336. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3337. if (err) {
  3338. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3339. goto out_release_irq;
  3340. }
  3341. iwl_set_rxon_channel(priv,
  3342. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3343. iwl3945_setup_deferred_work(priv);
  3344. iwl3945_setup_rx_handlers(priv);
  3345. /*********************************
  3346. * 8. Setup and Register mac80211
  3347. * *******************************/
  3348. iwl_enable_interrupts(priv);
  3349. err = iwl3945_setup_mac(priv);
  3350. if (err)
  3351. goto out_remove_sysfs;
  3352. err = iwl_dbgfs_register(priv, DRV_NAME);
  3353. if (err)
  3354. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3355. /* Start monitoring the killswitch */
  3356. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  3357. 2 * HZ);
  3358. return 0;
  3359. out_remove_sysfs:
  3360. destroy_workqueue(priv->workqueue);
  3361. priv->workqueue = NULL;
  3362. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3363. out_release_irq:
  3364. free_irq(priv->pci_dev->irq, priv);
  3365. out_disable_msi:
  3366. pci_disable_msi(priv->pci_dev);
  3367. iwlcore_free_geos(priv);
  3368. iwl_free_channel_map(priv);
  3369. out_unset_hw_params:
  3370. iwl3945_unset_hw_params(priv);
  3371. out_eeprom_free:
  3372. iwl_eeprom_free(priv);
  3373. out_iounmap:
  3374. pci_iounmap(pdev, priv->hw_base);
  3375. out_pci_release_regions:
  3376. pci_release_regions(pdev);
  3377. out_pci_disable_device:
  3378. pci_set_drvdata(pdev, NULL);
  3379. pci_disable_device(pdev);
  3380. out_ieee80211_free_hw:
  3381. ieee80211_free_hw(priv->hw);
  3382. iwl_free_traffic_mem(priv);
  3383. out:
  3384. return err;
  3385. }
  3386. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3387. {
  3388. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3389. unsigned long flags;
  3390. if (!priv)
  3391. return;
  3392. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3393. iwl_dbgfs_unregister(priv);
  3394. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3395. if (priv->mac80211_registered) {
  3396. ieee80211_unregister_hw(priv->hw);
  3397. priv->mac80211_registered = 0;
  3398. } else {
  3399. iwl3945_down(priv);
  3400. }
  3401. /* make sure we flush any pending irq or
  3402. * tasklet for the driver
  3403. */
  3404. spin_lock_irqsave(&priv->lock, flags);
  3405. iwl_disable_interrupts(priv);
  3406. spin_unlock_irqrestore(&priv->lock, flags);
  3407. iwl_synchronize_irq(priv);
  3408. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3409. cancel_delayed_work_sync(&priv->rfkill_poll);
  3410. iwl3945_dealloc_ucode_pci(priv);
  3411. if (priv->rxq.bd)
  3412. iwl3945_rx_queue_free(priv, &priv->rxq);
  3413. iwl3945_hw_txq_ctx_free(priv);
  3414. iwl3945_unset_hw_params(priv);
  3415. iwl_clear_stations_table(priv);
  3416. /*netif_stop_queue(dev); */
  3417. flush_workqueue(priv->workqueue);
  3418. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3419. * priv->workqueue... so we can't take down the workqueue
  3420. * until now... */
  3421. destroy_workqueue(priv->workqueue);
  3422. priv->workqueue = NULL;
  3423. iwl_free_traffic_mem(priv);
  3424. free_irq(pdev->irq, priv);
  3425. pci_disable_msi(pdev);
  3426. pci_iounmap(pdev, priv->hw_base);
  3427. pci_release_regions(pdev);
  3428. pci_disable_device(pdev);
  3429. pci_set_drvdata(pdev, NULL);
  3430. iwl_free_channel_map(priv);
  3431. iwlcore_free_geos(priv);
  3432. kfree(priv->scan);
  3433. if (priv->ibss_beacon)
  3434. dev_kfree_skb(priv->ibss_beacon);
  3435. ieee80211_free_hw(priv->hw);
  3436. }
  3437. /*****************************************************************************
  3438. *
  3439. * driver and module entry point
  3440. *
  3441. *****************************************************************************/
  3442. static struct pci_driver iwl3945_driver = {
  3443. .name = DRV_NAME,
  3444. .id_table = iwl3945_hw_card_ids,
  3445. .probe = iwl3945_pci_probe,
  3446. .remove = __devexit_p(iwl3945_pci_remove),
  3447. #ifdef CONFIG_PM
  3448. .suspend = iwl_pci_suspend,
  3449. .resume = iwl_pci_resume,
  3450. #endif
  3451. };
  3452. static int __init iwl3945_init(void)
  3453. {
  3454. int ret;
  3455. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3456. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3457. ret = iwl3945_rate_control_register();
  3458. if (ret) {
  3459. printk(KERN_ERR DRV_NAME
  3460. "Unable to register rate control algorithm: %d\n", ret);
  3461. return ret;
  3462. }
  3463. ret = pci_register_driver(&iwl3945_driver);
  3464. if (ret) {
  3465. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3466. goto error_register;
  3467. }
  3468. return ret;
  3469. error_register:
  3470. iwl3945_rate_control_unregister();
  3471. return ret;
  3472. }
  3473. static void __exit iwl3945_exit(void)
  3474. {
  3475. pci_unregister_driver(&iwl3945_driver);
  3476. iwl3945_rate_control_unregister();
  3477. }
  3478. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3479. module_param_named(antenna, iwl3945_mod_params.antenna, int, 0444);
  3480. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3481. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, 0444);
  3482. MODULE_PARM_DESC(swcrypto,
  3483. "using software crypto (default 1 [software])\n");
  3484. #ifdef CONFIG_IWLWIFI_DEBUG
  3485. module_param_named(debug, iwl_debug_level, uint, 0644);
  3486. MODULE_PARM_DESC(debug, "debug output mask");
  3487. #endif
  3488. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan, int, 0444);
  3489. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3490. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, 0444);
  3491. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3492. module_exit(iwl3945_exit);
  3493. module_init(iwl3945_init);