radeon_mode.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455
  1. /*
  2. * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and
  3. * VA Linux Systems Inc., Fremont, California.
  4. * Copyright 2008 Red Hat Inc.
  5. *
  6. * Permission is hereby granted, free of charge, to any person obtaining a
  7. * copy of this software and associated documentation files (the "Software"),
  8. * to deal in the Software without restriction, including without limitation
  9. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  10. * and/or sell copies of the Software, and to permit persons to whom the
  11. * Software is furnished to do so, subject to the following conditions:
  12. *
  13. * The above copyright notice and this permission notice shall be included in
  14. * all copies or substantial portions of the Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  20. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  21. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  22. * OTHER DEALINGS IN THE SOFTWARE.
  23. *
  24. * Original Authors:
  25. * Kevin E. Martin, Rickard E. Faith, Alan Hourihane
  26. *
  27. * Kernel port Author: Dave Airlie
  28. */
  29. #ifndef RADEON_MODE_H
  30. #define RADEON_MODE_H
  31. #include <drm_crtc.h>
  32. #include <drm_mode.h>
  33. #include <drm_edid.h>
  34. #include <linux/i2c.h>
  35. #include <linux/i2c-id.h>
  36. #include <linux/i2c-algo-bit.h>
  37. #include "radeon_fixed.h"
  38. struct radeon_device;
  39. #define to_radeon_crtc(x) container_of(x, struct radeon_crtc, base)
  40. #define to_radeon_connector(x) container_of(x, struct radeon_connector, base)
  41. #define to_radeon_encoder(x) container_of(x, struct radeon_encoder, base)
  42. #define to_radeon_framebuffer(x) container_of(x, struct radeon_framebuffer, base)
  43. enum radeon_connector_type {
  44. CONNECTOR_NONE,
  45. CONNECTOR_VGA,
  46. CONNECTOR_DVI_I,
  47. CONNECTOR_DVI_D,
  48. CONNECTOR_DVI_A,
  49. CONNECTOR_STV,
  50. CONNECTOR_CTV,
  51. CONNECTOR_LVDS,
  52. CONNECTOR_DIGITAL,
  53. CONNECTOR_SCART,
  54. CONNECTOR_HDMI_TYPE_A,
  55. CONNECTOR_HDMI_TYPE_B,
  56. CONNECTOR_0XC,
  57. CONNECTOR_0XD,
  58. CONNECTOR_DIN,
  59. CONNECTOR_DISPLAY_PORT,
  60. CONNECTOR_UNSUPPORTED
  61. };
  62. enum radeon_dvi_type {
  63. DVI_AUTO,
  64. DVI_DIGITAL,
  65. DVI_ANALOG
  66. };
  67. enum radeon_rmx_type {
  68. RMX_OFF,
  69. RMX_FULL,
  70. RMX_CENTER,
  71. RMX_ASPECT
  72. };
  73. enum radeon_tv_std {
  74. TV_STD_NTSC,
  75. TV_STD_PAL,
  76. TV_STD_PAL_M,
  77. TV_STD_PAL_60,
  78. TV_STD_NTSC_J,
  79. TV_STD_SCART_PAL,
  80. TV_STD_SECAM,
  81. TV_STD_PAL_CN,
  82. };
  83. struct radeon_i2c_bus_rec {
  84. bool valid;
  85. uint32_t mask_clk_reg;
  86. uint32_t mask_data_reg;
  87. uint32_t a_clk_reg;
  88. uint32_t a_data_reg;
  89. uint32_t put_clk_reg;
  90. uint32_t put_data_reg;
  91. uint32_t get_clk_reg;
  92. uint32_t get_data_reg;
  93. uint32_t mask_clk_mask;
  94. uint32_t mask_data_mask;
  95. uint32_t put_clk_mask;
  96. uint32_t put_data_mask;
  97. uint32_t get_clk_mask;
  98. uint32_t get_data_mask;
  99. uint32_t a_clk_mask;
  100. uint32_t a_data_mask;
  101. };
  102. struct radeon_tmds_pll {
  103. uint32_t freq;
  104. uint32_t value;
  105. };
  106. #define RADEON_MAX_BIOS_CONNECTOR 16
  107. #define RADEON_PLL_USE_BIOS_DIVS (1 << 0)
  108. #define RADEON_PLL_NO_ODD_POST_DIV (1 << 1)
  109. #define RADEON_PLL_USE_REF_DIV (1 << 2)
  110. #define RADEON_PLL_LEGACY (1 << 3)
  111. #define RADEON_PLL_PREFER_LOW_REF_DIV (1 << 4)
  112. #define RADEON_PLL_PREFER_HIGH_REF_DIV (1 << 5)
  113. #define RADEON_PLL_PREFER_LOW_FB_DIV (1 << 6)
  114. #define RADEON_PLL_PREFER_HIGH_FB_DIV (1 << 7)
  115. #define RADEON_PLL_PREFER_LOW_POST_DIV (1 << 8)
  116. #define RADEON_PLL_PREFER_HIGH_POST_DIV (1 << 9)
  117. #define RADEON_PLL_USE_FRAC_FB_DIV (1 << 10)
  118. #define RADEON_PLL_PREFER_CLOSEST_LOWER (1 << 11)
  119. struct radeon_pll {
  120. uint16_t reference_freq;
  121. uint16_t reference_div;
  122. uint32_t pll_in_min;
  123. uint32_t pll_in_max;
  124. uint32_t pll_out_min;
  125. uint32_t pll_out_max;
  126. uint16_t xclk;
  127. uint32_t min_ref_div;
  128. uint32_t max_ref_div;
  129. uint32_t min_post_div;
  130. uint32_t max_post_div;
  131. uint32_t min_feedback_div;
  132. uint32_t max_feedback_div;
  133. uint32_t min_frac_feedback_div;
  134. uint32_t max_frac_feedback_div;
  135. uint32_t best_vco;
  136. };
  137. struct radeon_i2c_chan {
  138. struct drm_device *dev;
  139. struct i2c_adapter adapter;
  140. struct i2c_algo_bit_data algo;
  141. struct radeon_i2c_bus_rec rec;
  142. };
  143. /* mostly for macs, but really any system without connector tables */
  144. enum radeon_connector_table {
  145. CT_NONE,
  146. CT_GENERIC,
  147. CT_IBOOK,
  148. CT_POWERBOOK_EXTERNAL,
  149. CT_POWERBOOK_INTERNAL,
  150. CT_POWERBOOK_VGA,
  151. CT_MINI_EXTERNAL,
  152. CT_MINI_INTERNAL,
  153. CT_IMAC_G5_ISIGHT,
  154. CT_EMAC,
  155. };
  156. struct radeon_mode_info {
  157. struct atom_context *atom_context;
  158. enum radeon_connector_table connector_table;
  159. bool mode_config_initialized;
  160. struct radeon_crtc *crtcs[2];
  161. /* DVI-I properties */
  162. struct drm_property *coherent_mode_property;
  163. /* DAC enable load detect */
  164. struct drm_property *load_detect_property;
  165. /* TV standard load detect */
  166. struct drm_property *tv_std_property;
  167. /* legacy TMDS PLL detect */
  168. struct drm_property *tmds_pll_property;
  169. };
  170. struct radeon_native_mode {
  171. /* preferred mode */
  172. uint32_t panel_xres, panel_yres;
  173. uint32_t hoverplus, hsync_width;
  174. uint32_t hblank;
  175. uint32_t voverplus, vsync_width;
  176. uint32_t vblank;
  177. uint32_t dotclock;
  178. uint32_t flags;
  179. };
  180. #define MAX_H_CODE_TIMING_LEN 32
  181. #define MAX_V_CODE_TIMING_LEN 32
  182. /* need to store these as reading
  183. back code tables is excessive */
  184. struct radeon_tv_regs {
  185. uint32_t tv_uv_adr;
  186. uint32_t timing_cntl;
  187. uint32_t hrestart;
  188. uint32_t vrestart;
  189. uint32_t frestart;
  190. uint16_t h_code_timing[MAX_H_CODE_TIMING_LEN];
  191. uint16_t v_code_timing[MAX_V_CODE_TIMING_LEN];
  192. };
  193. struct radeon_crtc {
  194. struct drm_crtc base;
  195. int crtc_id;
  196. u16 lut_r[256], lut_g[256], lut_b[256];
  197. bool enabled;
  198. bool can_tile;
  199. uint32_t crtc_offset;
  200. struct drm_gem_object *cursor_bo;
  201. uint64_t cursor_addr;
  202. int cursor_width;
  203. int cursor_height;
  204. uint32_t legacy_display_base_addr;
  205. uint32_t legacy_cursor_offset;
  206. enum radeon_rmx_type rmx_type;
  207. fixed20_12 vsc;
  208. fixed20_12 hsc;
  209. struct radeon_native_mode native_mode;
  210. };
  211. struct radeon_encoder_primary_dac {
  212. /* legacy primary dac */
  213. uint32_t ps2_pdac_adj;
  214. };
  215. struct radeon_encoder_lvds {
  216. /* legacy lvds */
  217. uint16_t panel_vcc_delay;
  218. uint8_t panel_pwr_delay;
  219. uint8_t panel_digon_delay;
  220. uint8_t panel_blon_delay;
  221. uint16_t panel_ref_divider;
  222. uint8_t panel_post_divider;
  223. uint16_t panel_fb_divider;
  224. bool use_bios_dividers;
  225. uint32_t lvds_gen_cntl;
  226. /* panel mode */
  227. struct radeon_native_mode native_mode;
  228. };
  229. struct radeon_encoder_tv_dac {
  230. /* legacy tv dac */
  231. uint32_t ps2_tvdac_adj;
  232. uint32_t ntsc_tvdac_adj;
  233. uint32_t pal_tvdac_adj;
  234. int h_pos;
  235. int v_pos;
  236. int h_size;
  237. int supported_tv_stds;
  238. bool tv_on;
  239. enum radeon_tv_std tv_std;
  240. struct radeon_tv_regs tv;
  241. };
  242. struct radeon_encoder_int_tmds {
  243. /* legacy int tmds */
  244. struct radeon_tmds_pll tmds_pll[4];
  245. };
  246. struct radeon_encoder_atom_dig {
  247. /* atom dig */
  248. bool coherent_mode;
  249. int dig_block;
  250. /* atom lvds */
  251. uint32_t lvds_misc;
  252. uint16_t panel_pwr_delay;
  253. /* panel mode */
  254. struct radeon_native_mode native_mode;
  255. };
  256. struct radeon_encoder_atom_dac {
  257. enum radeon_tv_std tv_std;
  258. };
  259. struct radeon_encoder {
  260. struct drm_encoder base;
  261. uint32_t encoder_id;
  262. uint32_t devices;
  263. uint32_t active_device;
  264. uint32_t flags;
  265. uint32_t pixel_clock;
  266. enum radeon_rmx_type rmx_type;
  267. struct radeon_native_mode native_mode;
  268. void *enc_priv;
  269. };
  270. struct radeon_connector_atom_dig {
  271. uint32_t igp_lane_info;
  272. bool linkb;
  273. };
  274. struct radeon_connector {
  275. struct drm_connector base;
  276. uint32_t connector_id;
  277. uint32_t devices;
  278. struct radeon_i2c_chan *ddc_bus;
  279. bool use_digital;
  280. /* we need to mind the EDID between detect
  281. and get modes due to analog/digital/tvencoder */
  282. struct edid *edid;
  283. void *con_priv;
  284. bool dac_load_detect;
  285. };
  286. struct radeon_framebuffer {
  287. struct drm_framebuffer base;
  288. struct drm_gem_object *obj;
  289. };
  290. extern struct radeon_i2c_chan *radeon_i2c_create(struct drm_device *dev,
  291. struct radeon_i2c_bus_rec *rec,
  292. const char *name);
  293. extern void radeon_i2c_destroy(struct radeon_i2c_chan *i2c);
  294. extern bool radeon_ddc_probe(struct radeon_connector *radeon_connector);
  295. extern int radeon_ddc_get_modes(struct radeon_connector *radeon_connector);
  296. extern struct drm_encoder *radeon_best_encoder(struct drm_connector *connector);
  297. extern void radeon_compute_pll(struct radeon_pll *pll,
  298. uint64_t freq,
  299. uint32_t *dot_clock_p,
  300. uint32_t *fb_div_p,
  301. uint32_t *frac_fb_div_p,
  302. uint32_t *ref_div_p,
  303. uint32_t *post_div_p,
  304. int flags);
  305. struct drm_encoder *radeon_encoder_legacy_lvds_add(struct drm_device *dev, int bios_index);
  306. struct drm_encoder *radeon_encoder_legacy_primary_dac_add(struct drm_device *dev, int bios_index, int with_tv);
  307. struct drm_encoder *radeon_encoder_legacy_tv_dac_add(struct drm_device *dev, int bios_index, int with_tv);
  308. struct drm_encoder *radeon_encoder_legacy_tmds_int_add(struct drm_device *dev, int bios_index);
  309. struct drm_encoder *radeon_encoder_legacy_tmds_ext_add(struct drm_device *dev, int bios_index);
  310. extern void atombios_external_tmds_setup(struct drm_encoder *encoder, int action);
  311. extern int atombios_get_encoder_mode(struct drm_encoder *encoder);
  312. extern void radeon_encoder_set_active_device(struct drm_encoder *encoder);
  313. extern void radeon_crtc_load_lut(struct drm_crtc *crtc);
  314. extern int atombios_crtc_set_base(struct drm_crtc *crtc, int x, int y,
  315. struct drm_framebuffer *old_fb);
  316. extern int atombios_crtc_mode_set(struct drm_crtc *crtc,
  317. struct drm_display_mode *mode,
  318. struct drm_display_mode *adjusted_mode,
  319. int x, int y,
  320. struct drm_framebuffer *old_fb);
  321. extern void atombios_crtc_dpms(struct drm_crtc *crtc, int mode);
  322. extern int radeon_crtc_set_base(struct drm_crtc *crtc, int x, int y,
  323. struct drm_framebuffer *old_fb);
  324. extern void radeon_legacy_atom_set_surface(struct drm_crtc *crtc);
  325. extern int radeon_crtc_cursor_set(struct drm_crtc *crtc,
  326. struct drm_file *file_priv,
  327. uint32_t handle,
  328. uint32_t width,
  329. uint32_t height);
  330. extern int radeon_crtc_cursor_move(struct drm_crtc *crtc,
  331. int x, int y);
  332. extern bool radeon_atom_get_clock_info(struct drm_device *dev);
  333. extern bool radeon_combios_get_clock_info(struct drm_device *dev);
  334. extern struct radeon_encoder_atom_dig *
  335. radeon_atombios_get_lvds_info(struct radeon_encoder *encoder);
  336. bool radeon_atombios_get_tmds_info(struct radeon_encoder *encoder,
  337. struct radeon_encoder_int_tmds *tmds);
  338. bool radeon_legacy_get_tmds_info_from_combios(struct radeon_encoder *encoder,
  339. struct radeon_encoder_int_tmds *tmds);
  340. bool radeon_legacy_get_tmds_info_from_table(struct radeon_encoder *encoder,
  341. struct radeon_encoder_int_tmds *tmds);
  342. extern struct radeon_encoder_primary_dac *
  343. radeon_atombios_get_primary_dac_info(struct radeon_encoder *encoder);
  344. extern struct radeon_encoder_tv_dac *
  345. radeon_atombios_get_tv_dac_info(struct radeon_encoder *encoder);
  346. extern struct radeon_encoder_lvds *
  347. radeon_combios_get_lvds_info(struct radeon_encoder *encoder);
  348. extern void radeon_combios_get_ext_tmds_info(struct radeon_encoder *encoder);
  349. extern struct radeon_encoder_tv_dac *
  350. radeon_combios_get_tv_dac_info(struct radeon_encoder *encoder);
  351. extern struct radeon_encoder_primary_dac *
  352. radeon_combios_get_primary_dac_info(struct radeon_encoder *encoder);
  353. extern void radeon_combios_output_lock(struct drm_encoder *encoder, bool lock);
  354. extern void radeon_combios_initialize_bios_scratch_regs(struct drm_device *dev);
  355. extern void radeon_atom_output_lock(struct drm_encoder *encoder, bool lock);
  356. extern void radeon_atom_initialize_bios_scratch_regs(struct drm_device *dev);
  357. extern void radeon_save_bios_scratch_regs(struct radeon_device *rdev);
  358. extern void radeon_restore_bios_scratch_regs(struct radeon_device *rdev);
  359. extern void
  360. radeon_atombios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc);
  361. extern void
  362. radeon_atombios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on);
  363. extern void
  364. radeon_combios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc);
  365. extern void
  366. radeon_combios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on);
  367. extern void radeon_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
  368. u16 blue, int regno);
  369. struct drm_framebuffer *radeon_framebuffer_create(struct drm_device *dev,
  370. struct drm_mode_fb_cmd *mode_cmd,
  371. struct drm_gem_object *obj);
  372. int radeonfb_probe(struct drm_device *dev);
  373. int radeonfb_remove(struct drm_device *dev, struct drm_framebuffer *fb);
  374. bool radeon_get_legacy_connector_info_from_bios(struct drm_device *dev);
  375. bool radeon_get_legacy_connector_info_from_table(struct drm_device *dev);
  376. void radeon_atombios_init_crtc(struct drm_device *dev,
  377. struct radeon_crtc *radeon_crtc);
  378. void radeon_legacy_init_crtc(struct drm_device *dev,
  379. struct radeon_crtc *radeon_crtc);
  380. void radeon_i2c_do_lock(struct radeon_connector *radeon_connector, int lock_state);
  381. void radeon_get_clock_info(struct drm_device *dev);
  382. extern bool radeon_get_atom_connector_info_from_object_table(struct drm_device *dev);
  383. extern bool radeon_get_atom_connector_info_from_supported_devices_table(struct drm_device *dev);
  384. void radeon_rmx_mode_fixup(struct drm_encoder *encoder,
  385. struct drm_display_mode *mode,
  386. struct drm_display_mode *adjusted_mode);
  387. void radeon_enc_destroy(struct drm_encoder *encoder);
  388. void radeon_copy_fb(struct drm_device *dev, struct drm_gem_object *dst_obj);
  389. void radeon_combios_asic_init(struct drm_device *dev);
  390. extern int radeon_static_clocks_init(struct drm_device *dev);
  391. bool radeon_crtc_scaling_mode_fixup(struct drm_crtc *crtc,
  392. struct drm_display_mode *mode,
  393. struct drm_display_mode *adjusted_mode);
  394. void atom_rv515_force_tv_scaler(struct radeon_device *rdev, struct radeon_crtc *radeon_crtc);
  395. /* legacy tv */
  396. void radeon_legacy_tv_adjust_crtc_reg(struct drm_encoder *encoder,
  397. uint32_t *h_total_disp, uint32_t *h_sync_strt_wid,
  398. uint32_t *v_total_disp, uint32_t *v_sync_strt_wid);
  399. void radeon_legacy_tv_adjust_pll1(struct drm_encoder *encoder,
  400. uint32_t *htotal_cntl, uint32_t *ppll_ref_div,
  401. uint32_t *ppll_div_3, uint32_t *pixclks_cntl);
  402. void radeon_legacy_tv_adjust_pll2(struct drm_encoder *encoder,
  403. uint32_t *htotal2_cntl, uint32_t *p2pll_ref_div,
  404. uint32_t *p2pll_div_0, uint32_t *pixclks_cntl);
  405. void radeon_legacy_tv_mode_set(struct drm_encoder *encoder,
  406. struct drm_display_mode *mode,
  407. struct drm_display_mode *adjusted_mode);
  408. #endif