dma.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. /*
  2. * Copyright (C) 2006 Benjamin Herrenschmidt, IBM Corporation
  3. *
  4. * Provide default implementations of the DMA mapping callbacks for
  5. * directly mapped busses.
  6. */
  7. #include <linux/device.h>
  8. #include <linux/dma-mapping.h>
  9. #include <linux/dma-debug.h>
  10. #include <linux/lmb.h>
  11. #include <asm/bug.h>
  12. #include <asm/abs_addr.h>
  13. /*
  14. * Generic direct DMA implementation
  15. *
  16. * This implementation supports a per-device offset that can be applied if
  17. * the address at which memory is visible to devices is not 0. Platform code
  18. * can set archdata.dma_data to an unsigned long holding the offset. By
  19. * default the offset is PCI_DRAM_OFFSET.
  20. */
  21. unsigned long get_dma_direct_offset(struct device *dev)
  22. {
  23. if (dev)
  24. return (unsigned long)dev->archdata.dma_data;
  25. return PCI_DRAM_OFFSET;
  26. }
  27. void *dma_direct_alloc_coherent(struct device *dev, size_t size,
  28. dma_addr_t *dma_handle, gfp_t flag)
  29. {
  30. void *ret;
  31. #ifdef CONFIG_NOT_COHERENT_CACHE
  32. ret = __dma_alloc_coherent(dev, size, dma_handle, flag);
  33. if (ret == NULL)
  34. return NULL;
  35. *dma_handle += get_dma_direct_offset(dev);
  36. return ret;
  37. #else
  38. struct page *page;
  39. int node = dev_to_node(dev);
  40. /* ignore region specifiers */
  41. flag &= ~(__GFP_HIGHMEM);
  42. page = alloc_pages_node(node, flag, get_order(size));
  43. if (page == NULL)
  44. return NULL;
  45. ret = page_address(page);
  46. memset(ret, 0, size);
  47. *dma_handle = virt_to_abs(ret) + get_dma_direct_offset(dev);
  48. return ret;
  49. #endif
  50. }
  51. void dma_direct_free_coherent(struct device *dev, size_t size,
  52. void *vaddr, dma_addr_t dma_handle)
  53. {
  54. #ifdef CONFIG_NOT_COHERENT_CACHE
  55. __dma_free_coherent(size, vaddr);
  56. #else
  57. free_pages((unsigned long)vaddr, get_order(size));
  58. #endif
  59. }
  60. static int dma_direct_map_sg(struct device *dev, struct scatterlist *sgl,
  61. int nents, enum dma_data_direction direction,
  62. struct dma_attrs *attrs)
  63. {
  64. struct scatterlist *sg;
  65. int i;
  66. for_each_sg(sgl, sg, nents, i) {
  67. sg->dma_address = sg_phys(sg) + get_dma_direct_offset(dev);
  68. sg->dma_length = sg->length;
  69. __dma_sync_page(sg_page(sg), sg->offset, sg->length, direction);
  70. }
  71. return nents;
  72. }
  73. static void dma_direct_unmap_sg(struct device *dev, struct scatterlist *sg,
  74. int nents, enum dma_data_direction direction,
  75. struct dma_attrs *attrs)
  76. {
  77. }
  78. static int dma_direct_dma_supported(struct device *dev, u64 mask)
  79. {
  80. #ifdef CONFIG_PPC64
  81. /* Could be improved so platforms can set the limit in case
  82. * they have limited DMA windows
  83. */
  84. return mask >= (lmb_end_of_DRAM() - 1);
  85. #else
  86. return 1;
  87. #endif
  88. }
  89. static inline dma_addr_t dma_direct_map_page(struct device *dev,
  90. struct page *page,
  91. unsigned long offset,
  92. size_t size,
  93. enum dma_data_direction dir,
  94. struct dma_attrs *attrs)
  95. {
  96. BUG_ON(dir == DMA_NONE);
  97. __dma_sync_page(page, offset, size, dir);
  98. return page_to_phys(page) + offset + get_dma_direct_offset(dev);
  99. }
  100. static inline void dma_direct_unmap_page(struct device *dev,
  101. dma_addr_t dma_address,
  102. size_t size,
  103. enum dma_data_direction direction,
  104. struct dma_attrs *attrs)
  105. {
  106. }
  107. #ifdef CONFIG_NOT_COHERENT_CACHE
  108. static inline void dma_direct_sync_sg(struct device *dev,
  109. struct scatterlist *sgl, int nents,
  110. enum dma_data_direction direction)
  111. {
  112. struct scatterlist *sg;
  113. int i;
  114. for_each_sg(sgl, sg, nents, i)
  115. __dma_sync_page(sg_page(sg), sg->offset, sg->length, direction);
  116. }
  117. static inline void dma_direct_sync_single_range(struct device *dev,
  118. dma_addr_t dma_handle, unsigned long offset, size_t size,
  119. enum dma_data_direction direction)
  120. {
  121. __dma_sync(bus_to_virt(dma_handle+offset), size, direction);
  122. }
  123. #endif
  124. struct dma_map_ops dma_direct_ops = {
  125. .alloc_coherent = dma_direct_alloc_coherent,
  126. .free_coherent = dma_direct_free_coherent,
  127. .map_sg = dma_direct_map_sg,
  128. .unmap_sg = dma_direct_unmap_sg,
  129. .dma_supported = dma_direct_dma_supported,
  130. .map_page = dma_direct_map_page,
  131. .unmap_page = dma_direct_unmap_page,
  132. #ifdef CONFIG_NOT_COHERENT_CACHE
  133. .sync_single_range_for_cpu = dma_direct_sync_single_range,
  134. .sync_single_range_for_device = dma_direct_sync_single_range,
  135. .sync_sg_for_cpu = dma_direct_sync_sg,
  136. .sync_sg_for_device = dma_direct_sync_sg,
  137. #endif
  138. };
  139. EXPORT_SYMBOL(dma_direct_ops);
  140. #define PREALLOC_DMA_DEBUG_ENTRIES (1 << 16)
  141. static int __init dma_init(void)
  142. {
  143. dma_debug_init(PREALLOC_DMA_DEBUG_ENTRIES);
  144. return 0;
  145. }
  146. fs_initcall(dma_init);