| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071 |
- /*
- * File: include/asm-blackfin/mach-bf538/blackfin.h
- * Based on:
- * Author:
- *
- * Created:
- * Description:
- *
- * Rev:
- *
- * Modified:
- *
- *
- * Bugs: Enter bugs at http://blackfin.uclinux.org/
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2, or (at your option)
- * any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; see the file COPYING.
- * If not, write to the Free Software Foundation,
- * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
- */
- #ifndef _MACH_BLACKFIN_H_
- #define _MACH_BLACKFIN_H_
- #define BF538_FAMILY
- #include "bf538.h"
- #include "defBF539.h"
- #include "anomaly.h"
- #if !defined(__ASSEMBLY__)
- #include "cdefBF538.h"
- #if defined(CONFIG_BF539)
- #include "cdefBF539.h"
- #endif
- #endif
- #define BFIN_UART_NR_PORTS 3
- #define OFFSET_THR 0x00 /* Transmit Holding register */
- #define OFFSET_RBR 0x00 /* Receive Buffer register */
- #define OFFSET_DLL 0x00 /* Divisor Latch (Low-Byte) */
- #define OFFSET_IER 0x04 /* Interrupt Enable Register */
- #define OFFSET_DLH 0x04 /* Divisor Latch (High-Byte) */
- #define OFFSET_IIR 0x08 /* Interrupt Identification Register */
- #define OFFSET_LCR 0x0C /* Line Control Register */
- #define OFFSET_MCR 0x10 /* Modem Control Register */
- #define OFFSET_LSR 0x14 /* Line Status Register */
- #define OFFSET_MSR 0x18 /* Modem Status Register */
- #define OFFSET_SCR 0x1C /* SCR Scratch Register */
- #define OFFSET_GCTL 0x24 /* Global Control Register */
- /* PLL_DIV Masks */
- #define CCLK_DIV1 CSEL_DIV1 /* CCLK = VCO / 1 */
- #define CCLK_DIV2 CSEL_DIV2 /* CCLK = VCO / 2 */
- #define CCLK_DIV4 CSEL_DIV4 /* CCLK = VCO / 4 */
- #define CCLK_DIV8 CSEL_DIV8 /* CCLK = VCO / 8 */
- #endif
|
