trampoline_64.S 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177
  1. /*
  2. *
  3. * Trampoline.S Derived from Setup.S by Linus Torvalds
  4. *
  5. * 4 Jan 1997 Michael Chastain: changed to gnu as.
  6. * 15 Sept 2005 Eric Biederman: 64bit PIC support
  7. *
  8. * Entry: CS:IP point to the start of our code, we are
  9. * in real mode with no stack, but the rest of the
  10. * trampoline page to make our stack and everything else
  11. * is a mystery.
  12. *
  13. * On entry to trampoline_data, the processor is in real mode
  14. * with 16-bit addressing and 16-bit data. CS has some value
  15. * and IP is zero. Thus, data addresses need to be absolute
  16. * (no relocation) and are taken with regard to r_base.
  17. *
  18. * With the addition of trampoline_level4_pgt this code can
  19. * now enter a 64bit kernel that lives at arbitrary 64bit
  20. * physical addresses.
  21. *
  22. * If you work on this file, check the object module with objdump
  23. * --full-contents --reloc to make sure there are no relocation
  24. * entries.
  25. */
  26. #include <linux/linkage.h>
  27. #include <linux/init.h>
  28. #include <asm/pgtable_types.h>
  29. #include <asm/page_types.h>
  30. #include <asm/msr.h>
  31. #include <asm/segment.h>
  32. #include <asm/processor-flags.h>
  33. .text
  34. .balign PAGE_SIZE
  35. .code16
  36. ENTRY(trampoline_data)
  37. cli # We should be safe anyway
  38. wbinvd
  39. .byte 0xea # ljmpw
  40. .word 1f # Offset
  41. .word real_mode_seg # Segment
  42. 1:
  43. mov %cs, %ax # Code and data in the same place
  44. mov %ax, %ds
  45. mov %ax, %es
  46. mov %ax, %ss
  47. movl $0xA5A5A5A5, trampoline_status
  48. # write marker for master knows we're running
  49. # Setup stack
  50. movw $trampoline_stack_end, %sp
  51. call verify_cpu # Verify the cpu supports long mode
  52. testl %eax, %eax # Check for return code
  53. jnz no_longmode
  54. /*
  55. * GDT tables in non default location kernel can be beyond 16MB and
  56. * lgdt will not be able to load the address as in real mode default
  57. * operand size is 16bit. Use lgdtl instead to force operand size
  58. * to 32 bit.
  59. */
  60. lidtl tidt # load idt with 0, 0
  61. lgdtl tgdt # load gdt with whatever is appropriate
  62. mov $X86_CR0_PE, %ax # protected mode (PE) bit
  63. lmsw %ax # into protected mode
  64. # flush prefetch and jump to startup_32
  65. ljmpl *(startup_32_vector)
  66. no_longmode:
  67. hlt
  68. jmp no_longmode
  69. #include "../kernel/verify_cpu.S"
  70. .section ".text32","ax"
  71. .code32
  72. .balign 4
  73. ENTRY(startup_32)
  74. movl $__KERNEL_DS, %eax # Initialize the %ds segment register
  75. movl %eax, %ds
  76. movl $X86_CR4_PAE, %eax
  77. movl %eax, %cr4 # Enable PAE mode
  78. movl pa_startup_64_smp, %esi
  79. movl pa_startup_64_smp_high, %edi
  80. # Setup trampoline 4 level pagetables
  81. leal pa_trampoline_level4_pgt, %eax
  82. movl %eax, %cr3
  83. movl $MSR_EFER, %ecx
  84. movl $(1 << _EFER_LME), %eax # Enable Long Mode
  85. xorl %edx, %edx
  86. wrmsr
  87. # Enable paging and in turn activate Long Mode
  88. # Enable protected mode
  89. movl $(X86_CR0_PG | X86_CR0_PE), %eax
  90. movl %eax, %cr0
  91. /*
  92. * At this point we're in long mode but in 32bit compatibility mode
  93. * with EFER.LME = 1, CS.L = 0, CS.D = 1 (and in turn
  94. * EFER.LMA = 1). Now we want to jump in 64bit mode, to do that we use
  95. * the new gdt/idt that has __KERNEL_CS with CS.L = 1.
  96. */
  97. ljmpl *(pa_startup_64_vector)
  98. .section ".text64","ax"
  99. .code64
  100. .balign 4
  101. ENTRY(startup_64)
  102. # Now jump into the kernel using virtual addresses
  103. movl %edi, %eax
  104. shlq $32, %rax
  105. addl %esi, %eax
  106. jmp *%rax
  107. .section ".rodata","a"
  108. .balign 16
  109. tidt:
  110. .word 0 # idt limit = 0
  111. .word 0, 0 # idt base = 0L
  112. # Duplicate the global descriptor table
  113. # so the kernel can live anywhere
  114. .balign 4
  115. .globl tgdt
  116. tgdt:
  117. .short tgdt_end - tgdt # gdt limit
  118. .long pa_tgdt
  119. .short 0
  120. .quad 0x00cf9b000000ffff # __KERNEL32_CS
  121. .quad 0x00af9b000000ffff # __KERNEL_CS
  122. .quad 0x00cf93000000ffff # __KERNEL_DS
  123. tgdt_end:
  124. .balign 4
  125. startup_32_vector:
  126. .long pa_startup_32
  127. .word __KERNEL32_CS, 0
  128. .balign 4
  129. .globl startup_64_vector
  130. startup_64_vector:
  131. .long pa_startup_64
  132. .word __KERNEL_CS, 0
  133. .data
  134. .balign 4
  135. GLOBAL(trampoline_status)
  136. .long 0
  137. trampoline_stack:
  138. .org 0x1000
  139. trampoline_stack_end:
  140. .globl level3_ident_pgt
  141. .globl level3_kernel_pgt
  142. GLOBAL(trampoline_level4_pgt)
  143. level3_ident_pgt: .quad 0
  144. .fill 510,8,0
  145. level3_kernel_pgt: .quad 0
  146. .globl startup_64_smp
  147. .globl startup_64_smp_high
  148. startup_64_smp: .long 0
  149. startup_64_smp_high: .long 0