qeth_core_main.c 130 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007, 2009
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #define KMSG_COMPONENT "qeth"
  11. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  12. #include <linux/module.h>
  13. #include <linux/moduleparam.h>
  14. #include <linux/string.h>
  15. #include <linux/errno.h>
  16. #include <linux/kernel.h>
  17. #include <linux/ip.h>
  18. #include <linux/tcp.h>
  19. #include <linux/mii.h>
  20. #include <linux/kthread.h>
  21. #include <linux/slab.h>
  22. #include <asm/ebcdic.h>
  23. #include <asm/io.h>
  24. #include "qeth_core.h"
  25. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  26. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  27. /* N P A M L V H */
  28. [QETH_DBF_SETUP] = {"qeth_setup",
  29. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  30. [QETH_DBF_MSG] = {"qeth_msg",
  31. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  32. [QETH_DBF_CTRL] = {"qeth_control",
  33. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  34. };
  35. EXPORT_SYMBOL_GPL(qeth_dbf);
  36. struct qeth_card_list_struct qeth_core_card_list;
  37. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  38. struct kmem_cache *qeth_core_header_cache;
  39. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  40. static struct device *qeth_core_root_dev;
  41. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  42. static struct lock_class_key qdio_out_skb_queue_key;
  43. static void qeth_send_control_data_cb(struct qeth_channel *,
  44. struct qeth_cmd_buffer *);
  45. static int qeth_issue_next_read(struct qeth_card *);
  46. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  47. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  48. static void qeth_free_buffer_pool(struct qeth_card *);
  49. static int qeth_qdio_establish(struct qeth_card *);
  50. static inline const char *qeth_get_cardname(struct qeth_card *card)
  51. {
  52. if (card->info.guestlan) {
  53. switch (card->info.type) {
  54. case QETH_CARD_TYPE_OSD:
  55. return " Guest LAN QDIO";
  56. case QETH_CARD_TYPE_IQD:
  57. return " Guest LAN Hiper";
  58. case QETH_CARD_TYPE_OSM:
  59. return " Guest LAN QDIO - OSM";
  60. case QETH_CARD_TYPE_OSX:
  61. return " Guest LAN QDIO - OSX";
  62. default:
  63. return " unknown";
  64. }
  65. } else {
  66. switch (card->info.type) {
  67. case QETH_CARD_TYPE_OSD:
  68. return " OSD Express";
  69. case QETH_CARD_TYPE_IQD:
  70. return " HiperSockets";
  71. case QETH_CARD_TYPE_OSN:
  72. return " OSN QDIO";
  73. case QETH_CARD_TYPE_OSM:
  74. return " OSM QDIO";
  75. case QETH_CARD_TYPE_OSX:
  76. return " OSX QDIO";
  77. default:
  78. return " unknown";
  79. }
  80. }
  81. return " n/a";
  82. }
  83. /* max length to be returned: 14 */
  84. const char *qeth_get_cardname_short(struct qeth_card *card)
  85. {
  86. if (card->info.guestlan) {
  87. switch (card->info.type) {
  88. case QETH_CARD_TYPE_OSD:
  89. return "GuestLAN QDIO";
  90. case QETH_CARD_TYPE_IQD:
  91. return "GuestLAN Hiper";
  92. case QETH_CARD_TYPE_OSM:
  93. return "GuestLAN OSM";
  94. case QETH_CARD_TYPE_OSX:
  95. return "GuestLAN OSX";
  96. default:
  97. return "unknown";
  98. }
  99. } else {
  100. switch (card->info.type) {
  101. case QETH_CARD_TYPE_OSD:
  102. switch (card->info.link_type) {
  103. case QETH_LINK_TYPE_FAST_ETH:
  104. return "OSD_100";
  105. case QETH_LINK_TYPE_HSTR:
  106. return "HSTR";
  107. case QETH_LINK_TYPE_GBIT_ETH:
  108. return "OSD_1000";
  109. case QETH_LINK_TYPE_10GBIT_ETH:
  110. return "OSD_10GIG";
  111. case QETH_LINK_TYPE_LANE_ETH100:
  112. return "OSD_FE_LANE";
  113. case QETH_LINK_TYPE_LANE_TR:
  114. return "OSD_TR_LANE";
  115. case QETH_LINK_TYPE_LANE_ETH1000:
  116. return "OSD_GbE_LANE";
  117. case QETH_LINK_TYPE_LANE:
  118. return "OSD_ATM_LANE";
  119. default:
  120. return "OSD_Express";
  121. }
  122. case QETH_CARD_TYPE_IQD:
  123. return "HiperSockets";
  124. case QETH_CARD_TYPE_OSN:
  125. return "OSN";
  126. case QETH_CARD_TYPE_OSM:
  127. return "OSM_1000";
  128. case QETH_CARD_TYPE_OSX:
  129. return "OSX_10GIG";
  130. default:
  131. return "unknown";
  132. }
  133. }
  134. return "n/a";
  135. }
  136. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  137. int clear_start_mask)
  138. {
  139. unsigned long flags;
  140. spin_lock_irqsave(&card->thread_mask_lock, flags);
  141. card->thread_allowed_mask = threads;
  142. if (clear_start_mask)
  143. card->thread_start_mask &= threads;
  144. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  145. wake_up(&card->wait_q);
  146. }
  147. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  148. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  149. {
  150. unsigned long flags;
  151. int rc = 0;
  152. spin_lock_irqsave(&card->thread_mask_lock, flags);
  153. rc = (card->thread_running_mask & threads);
  154. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  155. return rc;
  156. }
  157. EXPORT_SYMBOL_GPL(qeth_threads_running);
  158. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  159. {
  160. return wait_event_interruptible(card->wait_q,
  161. qeth_threads_running(card, threads) == 0);
  162. }
  163. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  164. void qeth_clear_working_pool_list(struct qeth_card *card)
  165. {
  166. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  167. QETH_CARD_TEXT(card, 5, "clwrklst");
  168. list_for_each_entry_safe(pool_entry, tmp,
  169. &card->qdio.in_buf_pool.entry_list, list){
  170. list_del(&pool_entry->list);
  171. }
  172. }
  173. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  174. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  175. {
  176. struct qeth_buffer_pool_entry *pool_entry;
  177. void *ptr;
  178. int i, j;
  179. QETH_CARD_TEXT(card, 5, "alocpool");
  180. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  181. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  182. if (!pool_entry) {
  183. qeth_free_buffer_pool(card);
  184. return -ENOMEM;
  185. }
  186. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  187. ptr = (void *) __get_free_page(GFP_KERNEL);
  188. if (!ptr) {
  189. while (j > 0)
  190. free_page((unsigned long)
  191. pool_entry->elements[--j]);
  192. kfree(pool_entry);
  193. qeth_free_buffer_pool(card);
  194. return -ENOMEM;
  195. }
  196. pool_entry->elements[j] = ptr;
  197. }
  198. list_add(&pool_entry->init_list,
  199. &card->qdio.init_pool.entry_list);
  200. }
  201. return 0;
  202. }
  203. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  204. {
  205. QETH_CARD_TEXT(card, 2, "realcbp");
  206. if ((card->state != CARD_STATE_DOWN) &&
  207. (card->state != CARD_STATE_RECOVER))
  208. return -EPERM;
  209. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  210. qeth_clear_working_pool_list(card);
  211. qeth_free_buffer_pool(card);
  212. card->qdio.in_buf_pool.buf_count = bufcnt;
  213. card->qdio.init_pool.buf_count = bufcnt;
  214. return qeth_alloc_buffer_pool(card);
  215. }
  216. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  217. static int qeth_issue_next_read(struct qeth_card *card)
  218. {
  219. int rc;
  220. struct qeth_cmd_buffer *iob;
  221. QETH_CARD_TEXT(card, 5, "issnxrd");
  222. if (card->read.state != CH_STATE_UP)
  223. return -EIO;
  224. iob = qeth_get_buffer(&card->read);
  225. if (!iob) {
  226. dev_warn(&card->gdev->dev, "The qeth device driver "
  227. "failed to recover an error on the device\n");
  228. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  229. "available\n", dev_name(&card->gdev->dev));
  230. return -ENOMEM;
  231. }
  232. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  233. QETH_CARD_TEXT(card, 6, "noirqpnd");
  234. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  235. (addr_t) iob, 0, 0);
  236. if (rc) {
  237. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  238. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  239. atomic_set(&card->read.irq_pending, 0);
  240. qeth_schedule_recovery(card);
  241. wake_up(&card->wait_q);
  242. }
  243. return rc;
  244. }
  245. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  246. {
  247. struct qeth_reply *reply;
  248. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  249. if (reply) {
  250. atomic_set(&reply->refcnt, 1);
  251. atomic_set(&reply->received, 0);
  252. reply->card = card;
  253. };
  254. return reply;
  255. }
  256. static void qeth_get_reply(struct qeth_reply *reply)
  257. {
  258. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  259. atomic_inc(&reply->refcnt);
  260. }
  261. static void qeth_put_reply(struct qeth_reply *reply)
  262. {
  263. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  264. if (atomic_dec_and_test(&reply->refcnt))
  265. kfree(reply);
  266. }
  267. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  268. struct qeth_card *card)
  269. {
  270. char *ipa_name;
  271. int com = cmd->hdr.command;
  272. ipa_name = qeth_get_ipa_cmd_name(com);
  273. if (rc)
  274. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s returned x%X \"%s\"\n",
  275. ipa_name, com, QETH_CARD_IFNAME(card),
  276. rc, qeth_get_ipa_msg(rc));
  277. else
  278. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s succeeded\n",
  279. ipa_name, com, QETH_CARD_IFNAME(card));
  280. }
  281. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  282. struct qeth_cmd_buffer *iob)
  283. {
  284. struct qeth_ipa_cmd *cmd = NULL;
  285. QETH_CARD_TEXT(card, 5, "chkipad");
  286. if (IS_IPA(iob->data)) {
  287. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  288. if (IS_IPA_REPLY(cmd)) {
  289. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  290. cmd->hdr.command != IPA_CMD_DELCCID &&
  291. cmd->hdr.command != IPA_CMD_MODCCID &&
  292. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  293. qeth_issue_ipa_msg(cmd,
  294. cmd->hdr.return_code, card);
  295. return cmd;
  296. } else {
  297. switch (cmd->hdr.command) {
  298. case IPA_CMD_STOPLAN:
  299. dev_warn(&card->gdev->dev,
  300. "The link for interface %s on CHPID"
  301. " 0x%X failed\n",
  302. QETH_CARD_IFNAME(card),
  303. card->info.chpid);
  304. card->lan_online = 0;
  305. if (card->dev && netif_carrier_ok(card->dev))
  306. netif_carrier_off(card->dev);
  307. return NULL;
  308. case IPA_CMD_STARTLAN:
  309. dev_info(&card->gdev->dev,
  310. "The link for %s on CHPID 0x%X has"
  311. " been restored\n",
  312. QETH_CARD_IFNAME(card),
  313. card->info.chpid);
  314. netif_carrier_on(card->dev);
  315. card->lan_online = 1;
  316. qeth_schedule_recovery(card);
  317. return NULL;
  318. case IPA_CMD_MODCCID:
  319. return cmd;
  320. case IPA_CMD_REGISTER_LOCAL_ADDR:
  321. QETH_CARD_TEXT(card, 3, "irla");
  322. break;
  323. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  324. QETH_CARD_TEXT(card, 3, "urla");
  325. break;
  326. default:
  327. QETH_DBF_MESSAGE(2, "Received data is IPA "
  328. "but not a reply!\n");
  329. break;
  330. }
  331. }
  332. }
  333. return cmd;
  334. }
  335. void qeth_clear_ipacmd_list(struct qeth_card *card)
  336. {
  337. struct qeth_reply *reply, *r;
  338. unsigned long flags;
  339. QETH_CARD_TEXT(card, 4, "clipalst");
  340. spin_lock_irqsave(&card->lock, flags);
  341. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  342. qeth_get_reply(reply);
  343. reply->rc = -EIO;
  344. atomic_inc(&reply->received);
  345. list_del_init(&reply->list);
  346. wake_up(&reply->wait_q);
  347. qeth_put_reply(reply);
  348. }
  349. spin_unlock_irqrestore(&card->lock, flags);
  350. }
  351. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  352. static int qeth_check_idx_response(struct qeth_card *card,
  353. unsigned char *buffer)
  354. {
  355. if (!buffer)
  356. return 0;
  357. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  358. if ((buffer[2] & 0xc0) == 0xc0) {
  359. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  360. "with cause code 0x%02x%s\n",
  361. buffer[4],
  362. ((buffer[4] == 0x22) ?
  363. " -- try another portname" : ""));
  364. QETH_CARD_TEXT(card, 2, "ckidxres");
  365. QETH_CARD_TEXT(card, 2, " idxterm");
  366. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  367. if (buffer[4] == 0xf6) {
  368. dev_err(&card->gdev->dev,
  369. "The qeth device is not configured "
  370. "for the OSI layer required by z/VM\n");
  371. return -EPERM;
  372. }
  373. return -EIO;
  374. }
  375. return 0;
  376. }
  377. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  378. __u32 len)
  379. {
  380. struct qeth_card *card;
  381. card = CARD_FROM_CDEV(channel->ccwdev);
  382. QETH_CARD_TEXT(card, 4, "setupccw");
  383. if (channel == &card->read)
  384. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  385. else
  386. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  387. channel->ccw.count = len;
  388. channel->ccw.cda = (__u32) __pa(iob);
  389. }
  390. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  391. {
  392. __u8 index;
  393. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  394. index = channel->io_buf_no;
  395. do {
  396. if (channel->iob[index].state == BUF_STATE_FREE) {
  397. channel->iob[index].state = BUF_STATE_LOCKED;
  398. channel->io_buf_no = (channel->io_buf_no + 1) %
  399. QETH_CMD_BUFFER_NO;
  400. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  401. return channel->iob + index;
  402. }
  403. index = (index + 1) % QETH_CMD_BUFFER_NO;
  404. } while (index != channel->io_buf_no);
  405. return NULL;
  406. }
  407. void qeth_release_buffer(struct qeth_channel *channel,
  408. struct qeth_cmd_buffer *iob)
  409. {
  410. unsigned long flags;
  411. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  412. spin_lock_irqsave(&channel->iob_lock, flags);
  413. memset(iob->data, 0, QETH_BUFSIZE);
  414. iob->state = BUF_STATE_FREE;
  415. iob->callback = qeth_send_control_data_cb;
  416. iob->rc = 0;
  417. spin_unlock_irqrestore(&channel->iob_lock, flags);
  418. }
  419. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  420. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  421. {
  422. struct qeth_cmd_buffer *buffer = NULL;
  423. unsigned long flags;
  424. spin_lock_irqsave(&channel->iob_lock, flags);
  425. buffer = __qeth_get_buffer(channel);
  426. spin_unlock_irqrestore(&channel->iob_lock, flags);
  427. return buffer;
  428. }
  429. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  430. {
  431. struct qeth_cmd_buffer *buffer;
  432. wait_event(channel->wait_q,
  433. ((buffer = qeth_get_buffer(channel)) != NULL));
  434. return buffer;
  435. }
  436. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  437. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  438. {
  439. int cnt;
  440. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  441. qeth_release_buffer(channel, &channel->iob[cnt]);
  442. channel->buf_no = 0;
  443. channel->io_buf_no = 0;
  444. }
  445. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  446. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  447. struct qeth_cmd_buffer *iob)
  448. {
  449. struct qeth_card *card;
  450. struct qeth_reply *reply, *r;
  451. struct qeth_ipa_cmd *cmd;
  452. unsigned long flags;
  453. int keep_reply;
  454. int rc = 0;
  455. card = CARD_FROM_CDEV(channel->ccwdev);
  456. QETH_CARD_TEXT(card, 4, "sndctlcb");
  457. rc = qeth_check_idx_response(card, iob->data);
  458. switch (rc) {
  459. case 0:
  460. break;
  461. case -EIO:
  462. qeth_clear_ipacmd_list(card);
  463. qeth_schedule_recovery(card);
  464. /* fall through */
  465. default:
  466. goto out;
  467. }
  468. cmd = qeth_check_ipa_data(card, iob);
  469. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  470. goto out;
  471. /*in case of OSN : check if cmd is set */
  472. if (card->info.type == QETH_CARD_TYPE_OSN &&
  473. cmd &&
  474. cmd->hdr.command != IPA_CMD_STARTLAN &&
  475. card->osn_info.assist_cb != NULL) {
  476. card->osn_info.assist_cb(card->dev, cmd);
  477. goto out;
  478. }
  479. spin_lock_irqsave(&card->lock, flags);
  480. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  481. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  482. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  483. qeth_get_reply(reply);
  484. list_del_init(&reply->list);
  485. spin_unlock_irqrestore(&card->lock, flags);
  486. keep_reply = 0;
  487. if (reply->callback != NULL) {
  488. if (cmd) {
  489. reply->offset = (__u16)((char *)cmd -
  490. (char *)iob->data);
  491. keep_reply = reply->callback(card,
  492. reply,
  493. (unsigned long)cmd);
  494. } else
  495. keep_reply = reply->callback(card,
  496. reply,
  497. (unsigned long)iob);
  498. }
  499. if (cmd)
  500. reply->rc = (u16) cmd->hdr.return_code;
  501. else if (iob->rc)
  502. reply->rc = iob->rc;
  503. if (keep_reply) {
  504. spin_lock_irqsave(&card->lock, flags);
  505. list_add_tail(&reply->list,
  506. &card->cmd_waiter_list);
  507. spin_unlock_irqrestore(&card->lock, flags);
  508. } else {
  509. atomic_inc(&reply->received);
  510. wake_up(&reply->wait_q);
  511. }
  512. qeth_put_reply(reply);
  513. goto out;
  514. }
  515. }
  516. spin_unlock_irqrestore(&card->lock, flags);
  517. out:
  518. memcpy(&card->seqno.pdu_hdr_ack,
  519. QETH_PDU_HEADER_SEQ_NO(iob->data),
  520. QETH_SEQ_NO_LENGTH);
  521. qeth_release_buffer(channel, iob);
  522. }
  523. static int qeth_setup_channel(struct qeth_channel *channel)
  524. {
  525. int cnt;
  526. QETH_DBF_TEXT(SETUP, 2, "setupch");
  527. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  528. channel->iob[cnt].data =
  529. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  530. if (channel->iob[cnt].data == NULL)
  531. break;
  532. channel->iob[cnt].state = BUF_STATE_FREE;
  533. channel->iob[cnt].channel = channel;
  534. channel->iob[cnt].callback = qeth_send_control_data_cb;
  535. channel->iob[cnt].rc = 0;
  536. }
  537. if (cnt < QETH_CMD_BUFFER_NO) {
  538. while (cnt-- > 0)
  539. kfree(channel->iob[cnt].data);
  540. return -ENOMEM;
  541. }
  542. channel->buf_no = 0;
  543. channel->io_buf_no = 0;
  544. atomic_set(&channel->irq_pending, 0);
  545. spin_lock_init(&channel->iob_lock);
  546. init_waitqueue_head(&channel->wait_q);
  547. return 0;
  548. }
  549. static int qeth_set_thread_start_bit(struct qeth_card *card,
  550. unsigned long thread)
  551. {
  552. unsigned long flags;
  553. spin_lock_irqsave(&card->thread_mask_lock, flags);
  554. if (!(card->thread_allowed_mask & thread) ||
  555. (card->thread_start_mask & thread)) {
  556. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  557. return -EPERM;
  558. }
  559. card->thread_start_mask |= thread;
  560. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  561. return 0;
  562. }
  563. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  564. {
  565. unsigned long flags;
  566. spin_lock_irqsave(&card->thread_mask_lock, flags);
  567. card->thread_start_mask &= ~thread;
  568. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  569. wake_up(&card->wait_q);
  570. }
  571. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  572. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  573. {
  574. unsigned long flags;
  575. spin_lock_irqsave(&card->thread_mask_lock, flags);
  576. card->thread_running_mask &= ~thread;
  577. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  578. wake_up(&card->wait_q);
  579. }
  580. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  581. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  582. {
  583. unsigned long flags;
  584. int rc = 0;
  585. spin_lock_irqsave(&card->thread_mask_lock, flags);
  586. if (card->thread_start_mask & thread) {
  587. if ((card->thread_allowed_mask & thread) &&
  588. !(card->thread_running_mask & thread)) {
  589. rc = 1;
  590. card->thread_start_mask &= ~thread;
  591. card->thread_running_mask |= thread;
  592. } else
  593. rc = -EPERM;
  594. }
  595. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  596. return rc;
  597. }
  598. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  599. {
  600. int rc = 0;
  601. wait_event(card->wait_q,
  602. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  603. return rc;
  604. }
  605. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  606. void qeth_schedule_recovery(struct qeth_card *card)
  607. {
  608. QETH_CARD_TEXT(card, 2, "startrec");
  609. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  610. schedule_work(&card->kernel_thread_starter);
  611. }
  612. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  613. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  614. {
  615. int dstat, cstat;
  616. char *sense;
  617. struct qeth_card *card;
  618. sense = (char *) irb->ecw;
  619. cstat = irb->scsw.cmd.cstat;
  620. dstat = irb->scsw.cmd.dstat;
  621. card = CARD_FROM_CDEV(cdev);
  622. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  623. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  624. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  625. QETH_CARD_TEXT(card, 2, "CGENCHK");
  626. dev_warn(&cdev->dev, "The qeth device driver "
  627. "failed to recover an error on the device\n");
  628. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  629. dev_name(&cdev->dev), dstat, cstat);
  630. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  631. 16, 1, irb, 64, 1);
  632. return 1;
  633. }
  634. if (dstat & DEV_STAT_UNIT_CHECK) {
  635. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  636. SENSE_RESETTING_EVENT_FLAG) {
  637. QETH_CARD_TEXT(card, 2, "REVIND");
  638. return 1;
  639. }
  640. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  641. SENSE_COMMAND_REJECT_FLAG) {
  642. QETH_CARD_TEXT(card, 2, "CMDREJi");
  643. return 1;
  644. }
  645. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  646. QETH_CARD_TEXT(card, 2, "AFFE");
  647. return 1;
  648. }
  649. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  650. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  651. return 0;
  652. }
  653. QETH_CARD_TEXT(card, 2, "DGENCHK");
  654. return 1;
  655. }
  656. return 0;
  657. }
  658. static long __qeth_check_irb_error(struct ccw_device *cdev,
  659. unsigned long intparm, struct irb *irb)
  660. {
  661. struct qeth_card *card;
  662. card = CARD_FROM_CDEV(cdev);
  663. if (!IS_ERR(irb))
  664. return 0;
  665. switch (PTR_ERR(irb)) {
  666. case -EIO:
  667. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  668. dev_name(&cdev->dev));
  669. QETH_CARD_TEXT(card, 2, "ckirberr");
  670. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  671. break;
  672. case -ETIMEDOUT:
  673. dev_warn(&cdev->dev, "A hardware operation timed out"
  674. " on the device\n");
  675. QETH_CARD_TEXT(card, 2, "ckirberr");
  676. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  677. if (intparm == QETH_RCD_PARM) {
  678. if (card && (card->data.ccwdev == cdev)) {
  679. card->data.state = CH_STATE_DOWN;
  680. wake_up(&card->wait_q);
  681. }
  682. }
  683. break;
  684. default:
  685. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  686. dev_name(&cdev->dev), PTR_ERR(irb));
  687. QETH_CARD_TEXT(card, 2, "ckirberr");
  688. QETH_CARD_TEXT(card, 2, " rc???");
  689. }
  690. return PTR_ERR(irb);
  691. }
  692. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  693. struct irb *irb)
  694. {
  695. int rc;
  696. int cstat, dstat;
  697. struct qeth_cmd_buffer *buffer;
  698. struct qeth_channel *channel;
  699. struct qeth_card *card;
  700. struct qeth_cmd_buffer *iob;
  701. __u8 index;
  702. if (__qeth_check_irb_error(cdev, intparm, irb))
  703. return;
  704. cstat = irb->scsw.cmd.cstat;
  705. dstat = irb->scsw.cmd.dstat;
  706. card = CARD_FROM_CDEV(cdev);
  707. if (!card)
  708. return;
  709. QETH_CARD_TEXT(card, 5, "irq");
  710. if (card->read.ccwdev == cdev) {
  711. channel = &card->read;
  712. QETH_CARD_TEXT(card, 5, "read");
  713. } else if (card->write.ccwdev == cdev) {
  714. channel = &card->write;
  715. QETH_CARD_TEXT(card, 5, "write");
  716. } else {
  717. channel = &card->data;
  718. QETH_CARD_TEXT(card, 5, "data");
  719. }
  720. atomic_set(&channel->irq_pending, 0);
  721. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  722. channel->state = CH_STATE_STOPPED;
  723. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  724. channel->state = CH_STATE_HALTED;
  725. /*let's wake up immediately on data channel*/
  726. if ((channel == &card->data) && (intparm != 0) &&
  727. (intparm != QETH_RCD_PARM))
  728. goto out;
  729. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  730. QETH_CARD_TEXT(card, 6, "clrchpar");
  731. /* we don't have to handle this further */
  732. intparm = 0;
  733. }
  734. if (intparm == QETH_HALT_CHANNEL_PARM) {
  735. QETH_CARD_TEXT(card, 6, "hltchpar");
  736. /* we don't have to handle this further */
  737. intparm = 0;
  738. }
  739. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  740. (dstat & DEV_STAT_UNIT_CHECK) ||
  741. (cstat)) {
  742. if (irb->esw.esw0.erw.cons) {
  743. dev_warn(&channel->ccwdev->dev,
  744. "The qeth device driver failed to recover "
  745. "an error on the device\n");
  746. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  747. "0x%X dstat 0x%X\n",
  748. dev_name(&channel->ccwdev->dev), cstat, dstat);
  749. print_hex_dump(KERN_WARNING, "qeth: irb ",
  750. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  751. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  752. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  753. }
  754. if (intparm == QETH_RCD_PARM) {
  755. channel->state = CH_STATE_DOWN;
  756. goto out;
  757. }
  758. rc = qeth_get_problem(cdev, irb);
  759. if (rc) {
  760. qeth_clear_ipacmd_list(card);
  761. qeth_schedule_recovery(card);
  762. goto out;
  763. }
  764. }
  765. if (intparm == QETH_RCD_PARM) {
  766. channel->state = CH_STATE_RCD_DONE;
  767. goto out;
  768. }
  769. if (intparm) {
  770. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  771. buffer->state = BUF_STATE_PROCESSED;
  772. }
  773. if (channel == &card->data)
  774. return;
  775. if (channel == &card->read &&
  776. channel->state == CH_STATE_UP)
  777. qeth_issue_next_read(card);
  778. iob = channel->iob;
  779. index = channel->buf_no;
  780. while (iob[index].state == BUF_STATE_PROCESSED) {
  781. if (iob[index].callback != NULL)
  782. iob[index].callback(channel, iob + index);
  783. index = (index + 1) % QETH_CMD_BUFFER_NO;
  784. }
  785. channel->buf_no = index;
  786. out:
  787. wake_up(&card->wait_q);
  788. return;
  789. }
  790. static void __qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  791. struct qeth_qdio_out_buffer *buf, unsigned int qeth_skip_skb)
  792. {
  793. int i;
  794. struct sk_buff *skb;
  795. /* is PCI flag set on buffer? */
  796. if (buf->buffer->element[0].flags & 0x40)
  797. atomic_dec(&queue->set_pci_flags_count);
  798. if (!qeth_skip_skb) {
  799. skb = skb_dequeue(&buf->skb_list);
  800. while (skb) {
  801. atomic_dec(&skb->users);
  802. dev_kfree_skb_any(skb);
  803. skb = skb_dequeue(&buf->skb_list);
  804. }
  805. }
  806. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  807. if (buf->buffer->element[i].addr && buf->is_header[i])
  808. kmem_cache_free(qeth_core_header_cache,
  809. buf->buffer->element[i].addr);
  810. buf->is_header[i] = 0;
  811. buf->buffer->element[i].length = 0;
  812. buf->buffer->element[i].addr = NULL;
  813. buf->buffer->element[i].flags = 0;
  814. }
  815. buf->buffer->element[15].flags = 0;
  816. buf->next_element_to_fill = 0;
  817. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  818. }
  819. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  820. struct qeth_qdio_out_buffer *buf)
  821. {
  822. __qeth_clear_output_buffer(queue, buf, 0);
  823. }
  824. void qeth_clear_qdio_buffers(struct qeth_card *card)
  825. {
  826. int i, j;
  827. QETH_CARD_TEXT(card, 2, "clearqdbf");
  828. /* clear outbound buffers to free skbs */
  829. for (i = 0; i < card->qdio.no_out_queues; ++i)
  830. if (card->qdio.out_qs[i]) {
  831. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  832. qeth_clear_output_buffer(card->qdio.out_qs[i],
  833. &card->qdio.out_qs[i]->bufs[j]);
  834. }
  835. }
  836. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  837. static void qeth_free_buffer_pool(struct qeth_card *card)
  838. {
  839. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  840. int i = 0;
  841. list_for_each_entry_safe(pool_entry, tmp,
  842. &card->qdio.init_pool.entry_list, init_list){
  843. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  844. free_page((unsigned long)pool_entry->elements[i]);
  845. list_del(&pool_entry->init_list);
  846. kfree(pool_entry);
  847. }
  848. }
  849. static void qeth_free_qdio_buffers(struct qeth_card *card)
  850. {
  851. int i, j;
  852. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  853. QETH_QDIO_UNINITIALIZED)
  854. return;
  855. kfree(card->qdio.in_q);
  856. card->qdio.in_q = NULL;
  857. /* inbound buffer pool */
  858. qeth_free_buffer_pool(card);
  859. /* free outbound qdio_qs */
  860. if (card->qdio.out_qs) {
  861. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  862. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  863. qeth_clear_output_buffer(card->qdio.out_qs[i],
  864. &card->qdio.out_qs[i]->bufs[j]);
  865. kfree(card->qdio.out_qs[i]);
  866. }
  867. kfree(card->qdio.out_qs);
  868. card->qdio.out_qs = NULL;
  869. }
  870. }
  871. static void qeth_clean_channel(struct qeth_channel *channel)
  872. {
  873. int cnt;
  874. QETH_DBF_TEXT(SETUP, 2, "freech");
  875. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  876. kfree(channel->iob[cnt].data);
  877. }
  878. static void qeth_get_channel_path_desc(struct qeth_card *card)
  879. {
  880. struct ccw_device *ccwdev;
  881. struct channelPath_dsc {
  882. u8 flags;
  883. u8 lsn;
  884. u8 desc;
  885. u8 chpid;
  886. u8 swla;
  887. u8 zeroes;
  888. u8 chla;
  889. u8 chpp;
  890. } *chp_dsc;
  891. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  892. ccwdev = card->data.ccwdev;
  893. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  894. if (chp_dsc != NULL) {
  895. /* CHPP field bit 6 == 1 -> single queue */
  896. if ((chp_dsc->chpp & 0x02) == 0x02)
  897. card->qdio.no_out_queues = 1;
  898. card->info.func_level = 0x4100 + chp_dsc->desc;
  899. kfree(chp_dsc);
  900. }
  901. if (card->qdio.no_out_queues == 1) {
  902. card->qdio.default_out_queue = 0;
  903. dev_info(&card->gdev->dev,
  904. "Priority Queueing not supported\n");
  905. }
  906. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  907. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  908. return;
  909. }
  910. static void qeth_init_qdio_info(struct qeth_card *card)
  911. {
  912. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  913. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  914. /* inbound */
  915. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  916. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  917. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  918. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  919. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  920. }
  921. static void qeth_set_intial_options(struct qeth_card *card)
  922. {
  923. card->options.route4.type = NO_ROUTER;
  924. card->options.route6.type = NO_ROUTER;
  925. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  926. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  927. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  928. card->options.fake_broadcast = 0;
  929. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  930. card->options.performance_stats = 0;
  931. card->options.rx_sg_cb = QETH_RX_SG_CB;
  932. card->options.isolation = ISOLATION_MODE_NONE;
  933. }
  934. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  935. {
  936. unsigned long flags;
  937. int rc = 0;
  938. spin_lock_irqsave(&card->thread_mask_lock, flags);
  939. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  940. (u8) card->thread_start_mask,
  941. (u8) card->thread_allowed_mask,
  942. (u8) card->thread_running_mask);
  943. rc = (card->thread_start_mask & thread);
  944. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  945. return rc;
  946. }
  947. static void qeth_start_kernel_thread(struct work_struct *work)
  948. {
  949. struct qeth_card *card = container_of(work, struct qeth_card,
  950. kernel_thread_starter);
  951. QETH_CARD_TEXT(card , 2, "strthrd");
  952. if (card->read.state != CH_STATE_UP &&
  953. card->write.state != CH_STATE_UP)
  954. return;
  955. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  956. kthread_run(card->discipline.recover, (void *) card,
  957. "qeth_recover");
  958. }
  959. static int qeth_setup_card(struct qeth_card *card)
  960. {
  961. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  962. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  963. card->read.state = CH_STATE_DOWN;
  964. card->write.state = CH_STATE_DOWN;
  965. card->data.state = CH_STATE_DOWN;
  966. card->state = CARD_STATE_DOWN;
  967. card->lan_online = 0;
  968. card->use_hard_stop = 0;
  969. card->dev = NULL;
  970. spin_lock_init(&card->vlanlock);
  971. spin_lock_init(&card->mclock);
  972. card->vlangrp = NULL;
  973. spin_lock_init(&card->lock);
  974. spin_lock_init(&card->ip_lock);
  975. spin_lock_init(&card->thread_mask_lock);
  976. mutex_init(&card->conf_mutex);
  977. card->thread_start_mask = 0;
  978. card->thread_allowed_mask = 0;
  979. card->thread_running_mask = 0;
  980. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  981. INIT_LIST_HEAD(&card->ip_list);
  982. INIT_LIST_HEAD(card->ip_tbd_list);
  983. INIT_LIST_HEAD(&card->cmd_waiter_list);
  984. init_waitqueue_head(&card->wait_q);
  985. /* intial options */
  986. qeth_set_intial_options(card);
  987. /* IP address takeover */
  988. INIT_LIST_HEAD(&card->ipato.entries);
  989. card->ipato.enabled = 0;
  990. card->ipato.invert4 = 0;
  991. card->ipato.invert6 = 0;
  992. /* init QDIO stuff */
  993. qeth_init_qdio_info(card);
  994. return 0;
  995. }
  996. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  997. {
  998. struct qeth_card *card = container_of(slr, struct qeth_card,
  999. qeth_service_level);
  1000. if (card->info.mcl_level[0])
  1001. seq_printf(m, "qeth: %s firmware level %s\n",
  1002. CARD_BUS_ID(card), card->info.mcl_level);
  1003. }
  1004. static struct qeth_card *qeth_alloc_card(void)
  1005. {
  1006. struct qeth_card *card;
  1007. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1008. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1009. if (!card)
  1010. goto out;
  1011. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1012. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  1013. if (!card->ip_tbd_list) {
  1014. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1015. goto out_card;
  1016. }
  1017. if (qeth_setup_channel(&card->read))
  1018. goto out_ip;
  1019. if (qeth_setup_channel(&card->write))
  1020. goto out_channel;
  1021. card->options.layer2 = -1;
  1022. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1023. register_service_level(&card->qeth_service_level);
  1024. return card;
  1025. out_channel:
  1026. qeth_clean_channel(&card->read);
  1027. out_ip:
  1028. kfree(card->ip_tbd_list);
  1029. out_card:
  1030. kfree(card);
  1031. out:
  1032. return NULL;
  1033. }
  1034. static int qeth_determine_card_type(struct qeth_card *card)
  1035. {
  1036. int i = 0;
  1037. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1038. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1039. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1040. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1041. if ((CARD_RDEV(card)->id.dev_type ==
  1042. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1043. (CARD_RDEV(card)->id.dev_model ==
  1044. known_devices[i][QETH_DEV_MODEL_IND])) {
  1045. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1046. card->qdio.no_out_queues =
  1047. known_devices[i][QETH_QUEUE_NO_IND];
  1048. card->info.is_multicast_different =
  1049. known_devices[i][QETH_MULTICAST_IND];
  1050. qeth_get_channel_path_desc(card);
  1051. return 0;
  1052. }
  1053. i++;
  1054. }
  1055. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1056. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1057. "unknown type\n");
  1058. return -ENOENT;
  1059. }
  1060. static int qeth_clear_channel(struct qeth_channel *channel)
  1061. {
  1062. unsigned long flags;
  1063. struct qeth_card *card;
  1064. int rc;
  1065. card = CARD_FROM_CDEV(channel->ccwdev);
  1066. QETH_CARD_TEXT(card, 3, "clearch");
  1067. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1068. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1069. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1070. if (rc)
  1071. return rc;
  1072. rc = wait_event_interruptible_timeout(card->wait_q,
  1073. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1074. if (rc == -ERESTARTSYS)
  1075. return rc;
  1076. if (channel->state != CH_STATE_STOPPED)
  1077. return -ETIME;
  1078. channel->state = CH_STATE_DOWN;
  1079. return 0;
  1080. }
  1081. static int qeth_halt_channel(struct qeth_channel *channel)
  1082. {
  1083. unsigned long flags;
  1084. struct qeth_card *card;
  1085. int rc;
  1086. card = CARD_FROM_CDEV(channel->ccwdev);
  1087. QETH_CARD_TEXT(card, 3, "haltch");
  1088. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1089. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1090. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1091. if (rc)
  1092. return rc;
  1093. rc = wait_event_interruptible_timeout(card->wait_q,
  1094. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1095. if (rc == -ERESTARTSYS)
  1096. return rc;
  1097. if (channel->state != CH_STATE_HALTED)
  1098. return -ETIME;
  1099. return 0;
  1100. }
  1101. static int qeth_halt_channels(struct qeth_card *card)
  1102. {
  1103. int rc1 = 0, rc2 = 0, rc3 = 0;
  1104. QETH_CARD_TEXT(card, 3, "haltchs");
  1105. rc1 = qeth_halt_channel(&card->read);
  1106. rc2 = qeth_halt_channel(&card->write);
  1107. rc3 = qeth_halt_channel(&card->data);
  1108. if (rc1)
  1109. return rc1;
  1110. if (rc2)
  1111. return rc2;
  1112. return rc3;
  1113. }
  1114. static int qeth_clear_channels(struct qeth_card *card)
  1115. {
  1116. int rc1 = 0, rc2 = 0, rc3 = 0;
  1117. QETH_CARD_TEXT(card, 3, "clearchs");
  1118. rc1 = qeth_clear_channel(&card->read);
  1119. rc2 = qeth_clear_channel(&card->write);
  1120. rc3 = qeth_clear_channel(&card->data);
  1121. if (rc1)
  1122. return rc1;
  1123. if (rc2)
  1124. return rc2;
  1125. return rc3;
  1126. }
  1127. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1128. {
  1129. int rc = 0;
  1130. QETH_CARD_TEXT(card, 3, "clhacrd");
  1131. if (halt)
  1132. rc = qeth_halt_channels(card);
  1133. if (rc)
  1134. return rc;
  1135. return qeth_clear_channels(card);
  1136. }
  1137. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1138. {
  1139. int rc = 0;
  1140. QETH_CARD_TEXT(card, 3, "qdioclr");
  1141. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1142. QETH_QDIO_CLEANING)) {
  1143. case QETH_QDIO_ESTABLISHED:
  1144. if (card->info.type == QETH_CARD_TYPE_IQD)
  1145. rc = qdio_shutdown(CARD_DDEV(card),
  1146. QDIO_FLAG_CLEANUP_USING_HALT);
  1147. else
  1148. rc = qdio_shutdown(CARD_DDEV(card),
  1149. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1150. if (rc)
  1151. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1152. qdio_free(CARD_DDEV(card));
  1153. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1154. break;
  1155. case QETH_QDIO_CLEANING:
  1156. return rc;
  1157. default:
  1158. break;
  1159. }
  1160. rc = qeth_clear_halt_card(card, use_halt);
  1161. if (rc)
  1162. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1163. card->state = CARD_STATE_DOWN;
  1164. return rc;
  1165. }
  1166. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1167. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1168. int *length)
  1169. {
  1170. struct ciw *ciw;
  1171. char *rcd_buf;
  1172. int ret;
  1173. struct qeth_channel *channel = &card->data;
  1174. unsigned long flags;
  1175. /*
  1176. * scan for RCD command in extended SenseID data
  1177. */
  1178. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1179. if (!ciw || ciw->cmd == 0)
  1180. return -EOPNOTSUPP;
  1181. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1182. if (!rcd_buf)
  1183. return -ENOMEM;
  1184. channel->ccw.cmd_code = ciw->cmd;
  1185. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1186. channel->ccw.count = ciw->count;
  1187. channel->ccw.flags = CCW_FLAG_SLI;
  1188. channel->state = CH_STATE_RCD;
  1189. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1190. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1191. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1192. QETH_RCD_TIMEOUT);
  1193. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1194. if (!ret)
  1195. wait_event(card->wait_q,
  1196. (channel->state == CH_STATE_RCD_DONE ||
  1197. channel->state == CH_STATE_DOWN));
  1198. if (channel->state == CH_STATE_DOWN)
  1199. ret = -EIO;
  1200. else
  1201. channel->state = CH_STATE_DOWN;
  1202. if (ret) {
  1203. kfree(rcd_buf);
  1204. *buffer = NULL;
  1205. *length = 0;
  1206. } else {
  1207. *length = ciw->count;
  1208. *buffer = rcd_buf;
  1209. }
  1210. return ret;
  1211. }
  1212. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1213. {
  1214. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1215. card->info.chpid = prcd[30];
  1216. card->info.unit_addr2 = prcd[31];
  1217. card->info.cula = prcd[63];
  1218. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1219. (prcd[0x11] == _ascebc['M']));
  1220. }
  1221. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1222. {
  1223. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1224. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 && prcd[76] == 0xF5) {
  1225. card->info.blkt.time_total = 250;
  1226. card->info.blkt.inter_packet = 5;
  1227. card->info.blkt.inter_packet_jumbo = 15;
  1228. } else {
  1229. card->info.blkt.time_total = 0;
  1230. card->info.blkt.inter_packet = 0;
  1231. card->info.blkt.inter_packet_jumbo = 0;
  1232. }
  1233. }
  1234. static void qeth_init_tokens(struct qeth_card *card)
  1235. {
  1236. card->token.issuer_rm_w = 0x00010103UL;
  1237. card->token.cm_filter_w = 0x00010108UL;
  1238. card->token.cm_connection_w = 0x0001010aUL;
  1239. card->token.ulp_filter_w = 0x0001010bUL;
  1240. card->token.ulp_connection_w = 0x0001010dUL;
  1241. }
  1242. static void qeth_init_func_level(struct qeth_card *card)
  1243. {
  1244. switch (card->info.type) {
  1245. case QETH_CARD_TYPE_IQD:
  1246. if (card->ipato.enabled)
  1247. card->info.func_level =
  1248. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  1249. else
  1250. card->info.func_level =
  1251. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  1252. break;
  1253. case QETH_CARD_TYPE_OSD:
  1254. case QETH_CARD_TYPE_OSN:
  1255. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1256. break;
  1257. default:
  1258. break;
  1259. }
  1260. }
  1261. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1262. void (*idx_reply_cb)(struct qeth_channel *,
  1263. struct qeth_cmd_buffer *))
  1264. {
  1265. struct qeth_cmd_buffer *iob;
  1266. unsigned long flags;
  1267. int rc;
  1268. struct qeth_card *card;
  1269. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1270. card = CARD_FROM_CDEV(channel->ccwdev);
  1271. iob = qeth_get_buffer(channel);
  1272. iob->callback = idx_reply_cb;
  1273. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1274. channel->ccw.count = QETH_BUFSIZE;
  1275. channel->ccw.cda = (__u32) __pa(iob->data);
  1276. wait_event(card->wait_q,
  1277. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1278. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1279. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1280. rc = ccw_device_start(channel->ccwdev,
  1281. &channel->ccw, (addr_t) iob, 0, 0);
  1282. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1283. if (rc) {
  1284. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1285. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1286. atomic_set(&channel->irq_pending, 0);
  1287. wake_up(&card->wait_q);
  1288. return rc;
  1289. }
  1290. rc = wait_event_interruptible_timeout(card->wait_q,
  1291. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1292. if (rc == -ERESTARTSYS)
  1293. return rc;
  1294. if (channel->state != CH_STATE_UP) {
  1295. rc = -ETIME;
  1296. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1297. qeth_clear_cmd_buffers(channel);
  1298. } else
  1299. rc = 0;
  1300. return rc;
  1301. }
  1302. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1303. void (*idx_reply_cb)(struct qeth_channel *,
  1304. struct qeth_cmd_buffer *))
  1305. {
  1306. struct qeth_card *card;
  1307. struct qeth_cmd_buffer *iob;
  1308. unsigned long flags;
  1309. __u16 temp;
  1310. __u8 tmp;
  1311. int rc;
  1312. struct ccw_dev_id temp_devid;
  1313. card = CARD_FROM_CDEV(channel->ccwdev);
  1314. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1315. iob = qeth_get_buffer(channel);
  1316. iob->callback = idx_reply_cb;
  1317. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1318. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1319. channel->ccw.cda = (__u32) __pa(iob->data);
  1320. if (channel == &card->write) {
  1321. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1322. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1323. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1324. card->seqno.trans_hdr++;
  1325. } else {
  1326. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1327. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1328. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1329. }
  1330. tmp = ((__u8)card->info.portno) | 0x80;
  1331. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1332. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1333. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1334. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1335. &card->info.func_level, sizeof(__u16));
  1336. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1337. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1338. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1339. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1340. wait_event(card->wait_q,
  1341. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1342. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1343. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1344. rc = ccw_device_start(channel->ccwdev,
  1345. &channel->ccw, (addr_t) iob, 0, 0);
  1346. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1347. if (rc) {
  1348. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1349. rc);
  1350. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1351. atomic_set(&channel->irq_pending, 0);
  1352. wake_up(&card->wait_q);
  1353. return rc;
  1354. }
  1355. rc = wait_event_interruptible_timeout(card->wait_q,
  1356. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1357. if (rc == -ERESTARTSYS)
  1358. return rc;
  1359. if (channel->state != CH_STATE_ACTIVATING) {
  1360. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1361. " failed to recover an error on the device\n");
  1362. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1363. dev_name(&channel->ccwdev->dev));
  1364. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1365. qeth_clear_cmd_buffers(channel);
  1366. return -ETIME;
  1367. }
  1368. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1369. }
  1370. static int qeth_peer_func_level(int level)
  1371. {
  1372. if ((level & 0xff) == 8)
  1373. return (level & 0xff) + 0x400;
  1374. if (((level >> 8) & 3) == 1)
  1375. return (level & 0xff) + 0x200;
  1376. return level;
  1377. }
  1378. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1379. struct qeth_cmd_buffer *iob)
  1380. {
  1381. struct qeth_card *card;
  1382. __u16 temp;
  1383. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1384. if (channel->state == CH_STATE_DOWN) {
  1385. channel->state = CH_STATE_ACTIVATING;
  1386. goto out;
  1387. }
  1388. card = CARD_FROM_CDEV(channel->ccwdev);
  1389. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1390. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1391. dev_err(&card->write.ccwdev->dev,
  1392. "The adapter is used exclusively by another "
  1393. "host\n");
  1394. else
  1395. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1396. " negative reply\n",
  1397. dev_name(&card->write.ccwdev->dev));
  1398. goto out;
  1399. }
  1400. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1401. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1402. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1403. "function level mismatch (sent: 0x%x, received: "
  1404. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1405. card->info.func_level, temp);
  1406. goto out;
  1407. }
  1408. channel->state = CH_STATE_UP;
  1409. out:
  1410. qeth_release_buffer(channel, iob);
  1411. }
  1412. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1413. struct qeth_cmd_buffer *iob)
  1414. {
  1415. struct qeth_card *card;
  1416. __u16 temp;
  1417. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1418. if (channel->state == CH_STATE_DOWN) {
  1419. channel->state = CH_STATE_ACTIVATING;
  1420. goto out;
  1421. }
  1422. card = CARD_FROM_CDEV(channel->ccwdev);
  1423. if (qeth_check_idx_response(card, iob->data))
  1424. goto out;
  1425. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1426. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1427. case QETH_IDX_ACT_ERR_EXCL:
  1428. dev_err(&card->write.ccwdev->dev,
  1429. "The adapter is used exclusively by another "
  1430. "host\n");
  1431. break;
  1432. case QETH_IDX_ACT_ERR_AUTH:
  1433. case QETH_IDX_ACT_ERR_AUTH_USER:
  1434. dev_err(&card->read.ccwdev->dev,
  1435. "Setting the device online failed because of "
  1436. "insufficient authorization\n");
  1437. break;
  1438. default:
  1439. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1440. " negative reply\n",
  1441. dev_name(&card->read.ccwdev->dev));
  1442. }
  1443. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1444. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1445. goto out;
  1446. }
  1447. /**
  1448. * * temporary fix for microcode bug
  1449. * * to revert it,replace OR by AND
  1450. * */
  1451. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1452. (card->info.type == QETH_CARD_TYPE_OSD))
  1453. card->info.portname_required = 1;
  1454. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1455. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1456. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1457. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1458. dev_name(&card->read.ccwdev->dev),
  1459. card->info.func_level, temp);
  1460. goto out;
  1461. }
  1462. memcpy(&card->token.issuer_rm_r,
  1463. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1464. QETH_MPC_TOKEN_LENGTH);
  1465. memcpy(&card->info.mcl_level[0],
  1466. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1467. channel->state = CH_STATE_UP;
  1468. out:
  1469. qeth_release_buffer(channel, iob);
  1470. }
  1471. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1472. struct qeth_cmd_buffer *iob)
  1473. {
  1474. qeth_setup_ccw(&card->write, iob->data, len);
  1475. iob->callback = qeth_release_buffer;
  1476. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1477. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1478. card->seqno.trans_hdr++;
  1479. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1480. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1481. card->seqno.pdu_hdr++;
  1482. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1483. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1484. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1485. }
  1486. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1487. int qeth_send_control_data(struct qeth_card *card, int len,
  1488. struct qeth_cmd_buffer *iob,
  1489. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1490. unsigned long),
  1491. void *reply_param)
  1492. {
  1493. int rc;
  1494. unsigned long flags;
  1495. struct qeth_reply *reply = NULL;
  1496. unsigned long timeout, event_timeout;
  1497. struct qeth_ipa_cmd *cmd;
  1498. QETH_CARD_TEXT(card, 2, "sendctl");
  1499. reply = qeth_alloc_reply(card);
  1500. if (!reply) {
  1501. return -ENOMEM;
  1502. }
  1503. reply->callback = reply_cb;
  1504. reply->param = reply_param;
  1505. if (card->state == CARD_STATE_DOWN)
  1506. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1507. else
  1508. reply->seqno = card->seqno.ipa++;
  1509. init_waitqueue_head(&reply->wait_q);
  1510. spin_lock_irqsave(&card->lock, flags);
  1511. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1512. spin_unlock_irqrestore(&card->lock, flags);
  1513. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1514. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1515. qeth_prepare_control_data(card, len, iob);
  1516. if (IS_IPA(iob->data))
  1517. event_timeout = QETH_IPA_TIMEOUT;
  1518. else
  1519. event_timeout = QETH_TIMEOUT;
  1520. timeout = jiffies + event_timeout;
  1521. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1522. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1523. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1524. (addr_t) iob, 0, 0);
  1525. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1526. if (rc) {
  1527. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1528. "ccw_device_start rc = %i\n",
  1529. dev_name(&card->write.ccwdev->dev), rc);
  1530. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1531. spin_lock_irqsave(&card->lock, flags);
  1532. list_del_init(&reply->list);
  1533. qeth_put_reply(reply);
  1534. spin_unlock_irqrestore(&card->lock, flags);
  1535. qeth_release_buffer(iob->channel, iob);
  1536. atomic_set(&card->write.irq_pending, 0);
  1537. wake_up(&card->wait_q);
  1538. return rc;
  1539. }
  1540. /* we have only one long running ipassist, since we can ensure
  1541. process context of this command we can sleep */
  1542. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1543. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1544. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1545. if (!wait_event_timeout(reply->wait_q,
  1546. atomic_read(&reply->received), event_timeout))
  1547. goto time_err;
  1548. } else {
  1549. while (!atomic_read(&reply->received)) {
  1550. if (time_after(jiffies, timeout))
  1551. goto time_err;
  1552. cpu_relax();
  1553. };
  1554. }
  1555. rc = reply->rc;
  1556. qeth_put_reply(reply);
  1557. return rc;
  1558. time_err:
  1559. spin_lock_irqsave(&reply->card->lock, flags);
  1560. list_del_init(&reply->list);
  1561. spin_unlock_irqrestore(&reply->card->lock, flags);
  1562. reply->rc = -ETIME;
  1563. atomic_inc(&reply->received);
  1564. wake_up(&reply->wait_q);
  1565. rc = reply->rc;
  1566. qeth_put_reply(reply);
  1567. return rc;
  1568. }
  1569. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1570. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1571. unsigned long data)
  1572. {
  1573. struct qeth_cmd_buffer *iob;
  1574. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1575. iob = (struct qeth_cmd_buffer *) data;
  1576. memcpy(&card->token.cm_filter_r,
  1577. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1578. QETH_MPC_TOKEN_LENGTH);
  1579. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1580. return 0;
  1581. }
  1582. static int qeth_cm_enable(struct qeth_card *card)
  1583. {
  1584. int rc;
  1585. struct qeth_cmd_buffer *iob;
  1586. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1587. iob = qeth_wait_for_buffer(&card->write);
  1588. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1589. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1590. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1591. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1592. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1593. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1594. qeth_cm_enable_cb, NULL);
  1595. return rc;
  1596. }
  1597. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1598. unsigned long data)
  1599. {
  1600. struct qeth_cmd_buffer *iob;
  1601. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1602. iob = (struct qeth_cmd_buffer *) data;
  1603. memcpy(&card->token.cm_connection_r,
  1604. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1605. QETH_MPC_TOKEN_LENGTH);
  1606. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1607. return 0;
  1608. }
  1609. static int qeth_cm_setup(struct qeth_card *card)
  1610. {
  1611. int rc;
  1612. struct qeth_cmd_buffer *iob;
  1613. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1614. iob = qeth_wait_for_buffer(&card->write);
  1615. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1616. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1617. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1618. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1619. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1620. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1621. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1622. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1623. qeth_cm_setup_cb, NULL);
  1624. return rc;
  1625. }
  1626. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1627. {
  1628. switch (card->info.type) {
  1629. case QETH_CARD_TYPE_UNKNOWN:
  1630. return 1500;
  1631. case QETH_CARD_TYPE_IQD:
  1632. return card->info.max_mtu;
  1633. case QETH_CARD_TYPE_OSD:
  1634. switch (card->info.link_type) {
  1635. case QETH_LINK_TYPE_HSTR:
  1636. case QETH_LINK_TYPE_LANE_TR:
  1637. return 2000;
  1638. default:
  1639. return 1492;
  1640. }
  1641. case QETH_CARD_TYPE_OSM:
  1642. case QETH_CARD_TYPE_OSX:
  1643. return 1492;
  1644. default:
  1645. return 1500;
  1646. }
  1647. }
  1648. static inline int qeth_get_max_mtu_for_card(int cardtype)
  1649. {
  1650. switch (cardtype) {
  1651. case QETH_CARD_TYPE_UNKNOWN:
  1652. case QETH_CARD_TYPE_OSD:
  1653. case QETH_CARD_TYPE_OSN:
  1654. case QETH_CARD_TYPE_OSM:
  1655. case QETH_CARD_TYPE_OSX:
  1656. return 61440;
  1657. case QETH_CARD_TYPE_IQD:
  1658. return 57344;
  1659. default:
  1660. return 1500;
  1661. }
  1662. }
  1663. static inline int qeth_get_mtu_out_of_mpc(int cardtype)
  1664. {
  1665. switch (cardtype) {
  1666. case QETH_CARD_TYPE_IQD:
  1667. return 1;
  1668. default:
  1669. return 0;
  1670. }
  1671. }
  1672. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1673. {
  1674. switch (framesize) {
  1675. case 0x4000:
  1676. return 8192;
  1677. case 0x6000:
  1678. return 16384;
  1679. case 0xa000:
  1680. return 32768;
  1681. case 0xffff:
  1682. return 57344;
  1683. default:
  1684. return 0;
  1685. }
  1686. }
  1687. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1688. {
  1689. switch (card->info.type) {
  1690. case QETH_CARD_TYPE_OSD:
  1691. case QETH_CARD_TYPE_OSM:
  1692. case QETH_CARD_TYPE_OSX:
  1693. return ((mtu >= 576) && (mtu <= 61440));
  1694. case QETH_CARD_TYPE_IQD:
  1695. return ((mtu >= 576) &&
  1696. (mtu <= card->info.max_mtu + 4096 - 32));
  1697. case QETH_CARD_TYPE_OSN:
  1698. case QETH_CARD_TYPE_UNKNOWN:
  1699. default:
  1700. return 1;
  1701. }
  1702. }
  1703. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1704. unsigned long data)
  1705. {
  1706. __u16 mtu, framesize;
  1707. __u16 len;
  1708. __u8 link_type;
  1709. struct qeth_cmd_buffer *iob;
  1710. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1711. iob = (struct qeth_cmd_buffer *) data;
  1712. memcpy(&card->token.ulp_filter_r,
  1713. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1714. QETH_MPC_TOKEN_LENGTH);
  1715. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1716. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1717. mtu = qeth_get_mtu_outof_framesize(framesize);
  1718. if (!mtu) {
  1719. iob->rc = -EINVAL;
  1720. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1721. return 0;
  1722. }
  1723. card->info.max_mtu = mtu;
  1724. card->info.initial_mtu = mtu;
  1725. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1726. } else {
  1727. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1728. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1729. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1730. }
  1731. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1732. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1733. memcpy(&link_type,
  1734. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1735. card->info.link_type = link_type;
  1736. } else
  1737. card->info.link_type = 0;
  1738. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  1739. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1740. return 0;
  1741. }
  1742. static int qeth_ulp_enable(struct qeth_card *card)
  1743. {
  1744. int rc;
  1745. char prot_type;
  1746. struct qeth_cmd_buffer *iob;
  1747. /*FIXME: trace view callbacks*/
  1748. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1749. iob = qeth_wait_for_buffer(&card->write);
  1750. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1751. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1752. (__u8) card->info.portno;
  1753. if (card->options.layer2)
  1754. if (card->info.type == QETH_CARD_TYPE_OSN)
  1755. prot_type = QETH_PROT_OSN2;
  1756. else
  1757. prot_type = QETH_PROT_LAYER2;
  1758. else
  1759. prot_type = QETH_PROT_TCPIP;
  1760. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  1761. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1762. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1763. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1764. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1765. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1766. card->info.portname, 9);
  1767. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1768. qeth_ulp_enable_cb, NULL);
  1769. return rc;
  1770. }
  1771. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1772. unsigned long data)
  1773. {
  1774. struct qeth_cmd_buffer *iob;
  1775. int rc = 0;
  1776. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  1777. iob = (struct qeth_cmd_buffer *) data;
  1778. memcpy(&card->token.ulp_connection_r,
  1779. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1780. QETH_MPC_TOKEN_LENGTH);
  1781. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1782. 3)) {
  1783. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  1784. dev_err(&card->gdev->dev, "A connection could not be "
  1785. "established because of an OLM limit\n");
  1786. rc = -EMLINK;
  1787. }
  1788. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1789. return rc;
  1790. }
  1791. static int qeth_ulp_setup(struct qeth_card *card)
  1792. {
  1793. int rc;
  1794. __u16 temp;
  1795. struct qeth_cmd_buffer *iob;
  1796. struct ccw_dev_id dev_id;
  1797. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  1798. iob = qeth_wait_for_buffer(&card->write);
  1799. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1800. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1801. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1802. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1803. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1804. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1805. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1806. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1807. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1808. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1809. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1810. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1811. qeth_ulp_setup_cb, NULL);
  1812. return rc;
  1813. }
  1814. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  1815. {
  1816. int i, j;
  1817. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  1818. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  1819. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  1820. return 0;
  1821. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  1822. GFP_KERNEL);
  1823. if (!card->qdio.in_q)
  1824. goto out_nomem;
  1825. QETH_DBF_TEXT(SETUP, 2, "inq");
  1826. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  1827. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  1828. /* give inbound qeth_qdio_buffers their qdio_buffers */
  1829. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  1830. card->qdio.in_q->bufs[i].buffer =
  1831. &card->qdio.in_q->qdio_bufs[i];
  1832. /* inbound buffer pool */
  1833. if (qeth_alloc_buffer_pool(card))
  1834. goto out_freeinq;
  1835. /* outbound */
  1836. card->qdio.out_qs =
  1837. kmalloc(card->qdio.no_out_queues *
  1838. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  1839. if (!card->qdio.out_qs)
  1840. goto out_freepool;
  1841. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1842. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  1843. GFP_KERNEL);
  1844. if (!card->qdio.out_qs[i])
  1845. goto out_freeoutq;
  1846. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  1847. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  1848. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  1849. card->qdio.out_qs[i]->queue_no = i;
  1850. /* give outbound qeth_qdio_buffers their qdio_buffers */
  1851. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1852. card->qdio.out_qs[i]->bufs[j].buffer =
  1853. &card->qdio.out_qs[i]->qdio_bufs[j];
  1854. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  1855. skb_list);
  1856. lockdep_set_class(
  1857. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  1858. &qdio_out_skb_queue_key);
  1859. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  1860. }
  1861. }
  1862. return 0;
  1863. out_freeoutq:
  1864. while (i > 0)
  1865. kfree(card->qdio.out_qs[--i]);
  1866. kfree(card->qdio.out_qs);
  1867. card->qdio.out_qs = NULL;
  1868. out_freepool:
  1869. qeth_free_buffer_pool(card);
  1870. out_freeinq:
  1871. kfree(card->qdio.in_q);
  1872. card->qdio.in_q = NULL;
  1873. out_nomem:
  1874. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1875. return -ENOMEM;
  1876. }
  1877. static void qeth_create_qib_param_field(struct qeth_card *card,
  1878. char *param_field)
  1879. {
  1880. param_field[0] = _ascebc['P'];
  1881. param_field[1] = _ascebc['C'];
  1882. param_field[2] = _ascebc['I'];
  1883. param_field[3] = _ascebc['T'];
  1884. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  1885. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  1886. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  1887. }
  1888. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  1889. char *param_field)
  1890. {
  1891. param_field[16] = _ascebc['B'];
  1892. param_field[17] = _ascebc['L'];
  1893. param_field[18] = _ascebc['K'];
  1894. param_field[19] = _ascebc['T'];
  1895. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  1896. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  1897. *((unsigned int *) (&param_field[28])) =
  1898. card->info.blkt.inter_packet_jumbo;
  1899. }
  1900. static int qeth_qdio_activate(struct qeth_card *card)
  1901. {
  1902. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  1903. return qdio_activate(CARD_DDEV(card));
  1904. }
  1905. static int qeth_dm_act(struct qeth_card *card)
  1906. {
  1907. int rc;
  1908. struct qeth_cmd_buffer *iob;
  1909. QETH_DBF_TEXT(SETUP, 2, "dmact");
  1910. iob = qeth_wait_for_buffer(&card->write);
  1911. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  1912. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  1913. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1914. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  1915. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1916. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  1917. return rc;
  1918. }
  1919. static int qeth_mpc_initialize(struct qeth_card *card)
  1920. {
  1921. int rc;
  1922. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  1923. rc = qeth_issue_next_read(card);
  1924. if (rc) {
  1925. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1926. return rc;
  1927. }
  1928. rc = qeth_cm_enable(card);
  1929. if (rc) {
  1930. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1931. goto out_qdio;
  1932. }
  1933. rc = qeth_cm_setup(card);
  1934. if (rc) {
  1935. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1936. goto out_qdio;
  1937. }
  1938. rc = qeth_ulp_enable(card);
  1939. if (rc) {
  1940. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  1941. goto out_qdio;
  1942. }
  1943. rc = qeth_ulp_setup(card);
  1944. if (rc) {
  1945. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1946. goto out_qdio;
  1947. }
  1948. rc = qeth_alloc_qdio_buffers(card);
  1949. if (rc) {
  1950. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1951. goto out_qdio;
  1952. }
  1953. rc = qeth_qdio_establish(card);
  1954. if (rc) {
  1955. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  1956. qeth_free_qdio_buffers(card);
  1957. goto out_qdio;
  1958. }
  1959. rc = qeth_qdio_activate(card);
  1960. if (rc) {
  1961. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  1962. goto out_qdio;
  1963. }
  1964. rc = qeth_dm_act(card);
  1965. if (rc) {
  1966. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  1967. goto out_qdio;
  1968. }
  1969. return 0;
  1970. out_qdio:
  1971. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  1972. return rc;
  1973. }
  1974. static void qeth_print_status_with_portname(struct qeth_card *card)
  1975. {
  1976. char dbf_text[15];
  1977. int i;
  1978. sprintf(dbf_text, "%s", card->info.portname + 1);
  1979. for (i = 0; i < 8; i++)
  1980. dbf_text[i] =
  1981. (char) _ebcasc[(__u8) dbf_text[i]];
  1982. dbf_text[8] = 0;
  1983. dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
  1984. "with link type %s (portname: %s)\n",
  1985. qeth_get_cardname(card),
  1986. (card->info.mcl_level[0]) ? " (level: " : "",
  1987. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1988. (card->info.mcl_level[0]) ? ")" : "",
  1989. qeth_get_cardname_short(card),
  1990. dbf_text);
  1991. }
  1992. static void qeth_print_status_no_portname(struct qeth_card *card)
  1993. {
  1994. if (card->info.portname[0])
  1995. dev_info(&card->gdev->dev, "Device is a%s "
  1996. "card%s%s%s\nwith link type %s "
  1997. "(no portname needed by interface).\n",
  1998. qeth_get_cardname(card),
  1999. (card->info.mcl_level[0]) ? " (level: " : "",
  2000. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2001. (card->info.mcl_level[0]) ? ")" : "",
  2002. qeth_get_cardname_short(card));
  2003. else
  2004. dev_info(&card->gdev->dev, "Device is a%s "
  2005. "card%s%s%s\nwith link type %s.\n",
  2006. qeth_get_cardname(card),
  2007. (card->info.mcl_level[0]) ? " (level: " : "",
  2008. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2009. (card->info.mcl_level[0]) ? ")" : "",
  2010. qeth_get_cardname_short(card));
  2011. }
  2012. void qeth_print_status_message(struct qeth_card *card)
  2013. {
  2014. switch (card->info.type) {
  2015. case QETH_CARD_TYPE_OSD:
  2016. case QETH_CARD_TYPE_OSM:
  2017. case QETH_CARD_TYPE_OSX:
  2018. /* VM will use a non-zero first character
  2019. * to indicate a HiperSockets like reporting
  2020. * of the level OSA sets the first character to zero
  2021. * */
  2022. if (!card->info.mcl_level[0]) {
  2023. sprintf(card->info.mcl_level, "%02x%02x",
  2024. card->info.mcl_level[2],
  2025. card->info.mcl_level[3]);
  2026. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2027. break;
  2028. }
  2029. /* fallthrough */
  2030. case QETH_CARD_TYPE_IQD:
  2031. if ((card->info.guestlan) ||
  2032. (card->info.mcl_level[0] & 0x80)) {
  2033. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2034. card->info.mcl_level[0]];
  2035. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2036. card->info.mcl_level[1]];
  2037. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2038. card->info.mcl_level[2]];
  2039. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2040. card->info.mcl_level[3]];
  2041. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2042. }
  2043. break;
  2044. default:
  2045. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2046. }
  2047. if (card->info.portname_required)
  2048. qeth_print_status_with_portname(card);
  2049. else
  2050. qeth_print_status_no_portname(card);
  2051. }
  2052. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2053. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2054. {
  2055. struct qeth_buffer_pool_entry *entry;
  2056. QETH_CARD_TEXT(card, 5, "inwrklst");
  2057. list_for_each_entry(entry,
  2058. &card->qdio.init_pool.entry_list, init_list) {
  2059. qeth_put_buffer_pool_entry(card, entry);
  2060. }
  2061. }
  2062. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2063. struct qeth_card *card)
  2064. {
  2065. struct list_head *plh;
  2066. struct qeth_buffer_pool_entry *entry;
  2067. int i, free;
  2068. struct page *page;
  2069. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2070. return NULL;
  2071. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2072. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2073. free = 1;
  2074. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2075. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2076. free = 0;
  2077. break;
  2078. }
  2079. }
  2080. if (free) {
  2081. list_del_init(&entry->list);
  2082. return entry;
  2083. }
  2084. }
  2085. /* no free buffer in pool so take first one and swap pages */
  2086. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2087. struct qeth_buffer_pool_entry, list);
  2088. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2089. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2090. page = alloc_page(GFP_ATOMIC);
  2091. if (!page) {
  2092. return NULL;
  2093. } else {
  2094. free_page((unsigned long)entry->elements[i]);
  2095. entry->elements[i] = page_address(page);
  2096. if (card->options.performance_stats)
  2097. card->perf_stats.sg_alloc_page_rx++;
  2098. }
  2099. }
  2100. }
  2101. list_del_init(&entry->list);
  2102. return entry;
  2103. }
  2104. static int qeth_init_input_buffer(struct qeth_card *card,
  2105. struct qeth_qdio_buffer *buf)
  2106. {
  2107. struct qeth_buffer_pool_entry *pool_entry;
  2108. int i;
  2109. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2110. if (!pool_entry)
  2111. return 1;
  2112. /*
  2113. * since the buffer is accessed only from the input_tasklet
  2114. * there shouldn't be a need to synchronize; also, since we use
  2115. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2116. * buffers
  2117. */
  2118. buf->pool_entry = pool_entry;
  2119. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2120. buf->buffer->element[i].length = PAGE_SIZE;
  2121. buf->buffer->element[i].addr = pool_entry->elements[i];
  2122. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2123. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2124. else
  2125. buf->buffer->element[i].flags = 0;
  2126. }
  2127. return 0;
  2128. }
  2129. int qeth_init_qdio_queues(struct qeth_card *card)
  2130. {
  2131. int i, j;
  2132. int rc;
  2133. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2134. /* inbound queue */
  2135. memset(card->qdio.in_q->qdio_bufs, 0,
  2136. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2137. qeth_initialize_working_pool_list(card);
  2138. /*give only as many buffers to hardware as we have buffer pool entries*/
  2139. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2140. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2141. card->qdio.in_q->next_buf_to_init =
  2142. card->qdio.in_buf_pool.buf_count - 1;
  2143. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2144. card->qdio.in_buf_pool.buf_count - 1);
  2145. if (rc) {
  2146. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2147. return rc;
  2148. }
  2149. /* outbound queue */
  2150. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2151. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2152. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2153. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2154. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2155. &card->qdio.out_qs[i]->bufs[j]);
  2156. }
  2157. card->qdio.out_qs[i]->card = card;
  2158. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2159. card->qdio.out_qs[i]->do_pack = 0;
  2160. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2161. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2162. atomic_set(&card->qdio.out_qs[i]->state,
  2163. QETH_OUT_Q_UNLOCKED);
  2164. }
  2165. return 0;
  2166. }
  2167. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2168. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2169. {
  2170. switch (link_type) {
  2171. case QETH_LINK_TYPE_HSTR:
  2172. return 2;
  2173. default:
  2174. return 1;
  2175. }
  2176. }
  2177. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2178. struct qeth_ipa_cmd *cmd, __u8 command,
  2179. enum qeth_prot_versions prot)
  2180. {
  2181. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2182. cmd->hdr.command = command;
  2183. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2184. cmd->hdr.seqno = card->seqno.ipa;
  2185. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2186. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2187. if (card->options.layer2)
  2188. cmd->hdr.prim_version_no = 2;
  2189. else
  2190. cmd->hdr.prim_version_no = 1;
  2191. cmd->hdr.param_count = 1;
  2192. cmd->hdr.prot_version = prot;
  2193. cmd->hdr.ipa_supported = 0;
  2194. cmd->hdr.ipa_enabled = 0;
  2195. }
  2196. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2197. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2198. {
  2199. struct qeth_cmd_buffer *iob;
  2200. struct qeth_ipa_cmd *cmd;
  2201. iob = qeth_wait_for_buffer(&card->write);
  2202. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2203. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2204. return iob;
  2205. }
  2206. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2207. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2208. char prot_type)
  2209. {
  2210. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2211. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2212. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2213. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2214. }
  2215. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2216. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2217. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2218. unsigned long),
  2219. void *reply_param)
  2220. {
  2221. int rc;
  2222. char prot_type;
  2223. QETH_CARD_TEXT(card, 4, "sendipa");
  2224. if (card->options.layer2)
  2225. if (card->info.type == QETH_CARD_TYPE_OSN)
  2226. prot_type = QETH_PROT_OSN2;
  2227. else
  2228. prot_type = QETH_PROT_LAYER2;
  2229. else
  2230. prot_type = QETH_PROT_TCPIP;
  2231. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2232. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2233. iob, reply_cb, reply_param);
  2234. return rc;
  2235. }
  2236. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2237. static int qeth_send_startstoplan(struct qeth_card *card,
  2238. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2239. {
  2240. int rc;
  2241. struct qeth_cmd_buffer *iob;
  2242. iob = qeth_get_ipacmd_buffer(card, ipacmd, prot);
  2243. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2244. return rc;
  2245. }
  2246. int qeth_send_startlan(struct qeth_card *card)
  2247. {
  2248. int rc;
  2249. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2250. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, 0);
  2251. return rc;
  2252. }
  2253. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2254. int qeth_send_stoplan(struct qeth_card *card)
  2255. {
  2256. int rc = 0;
  2257. /*
  2258. * TODO: according to the IPA format document page 14,
  2259. * TCP/IP (we!) never issue a STOPLAN
  2260. * is this right ?!?
  2261. */
  2262. QETH_DBF_TEXT(SETUP, 2, "stoplan");
  2263. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, 0);
  2264. return rc;
  2265. }
  2266. EXPORT_SYMBOL_GPL(qeth_send_stoplan);
  2267. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2268. struct qeth_reply *reply, unsigned long data)
  2269. {
  2270. struct qeth_ipa_cmd *cmd;
  2271. QETH_CARD_TEXT(card, 4, "defadpcb");
  2272. cmd = (struct qeth_ipa_cmd *) data;
  2273. if (cmd->hdr.return_code == 0)
  2274. cmd->hdr.return_code =
  2275. cmd->data.setadapterparms.hdr.return_code;
  2276. return 0;
  2277. }
  2278. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2279. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2280. struct qeth_reply *reply, unsigned long data)
  2281. {
  2282. struct qeth_ipa_cmd *cmd;
  2283. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2284. cmd = (struct qeth_ipa_cmd *) data;
  2285. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2286. card->info.link_type =
  2287. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2288. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2289. }
  2290. card->options.adp.supported_funcs =
  2291. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2292. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2293. }
  2294. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2295. __u32 command, __u32 cmdlen)
  2296. {
  2297. struct qeth_cmd_buffer *iob;
  2298. struct qeth_ipa_cmd *cmd;
  2299. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2300. QETH_PROT_IPV4);
  2301. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2302. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2303. cmd->data.setadapterparms.hdr.command_code = command;
  2304. cmd->data.setadapterparms.hdr.used_total = 1;
  2305. cmd->data.setadapterparms.hdr.seq_no = 1;
  2306. return iob;
  2307. }
  2308. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2309. int qeth_query_setadapterparms(struct qeth_card *card)
  2310. {
  2311. int rc;
  2312. struct qeth_cmd_buffer *iob;
  2313. QETH_CARD_TEXT(card, 3, "queryadp");
  2314. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2315. sizeof(struct qeth_ipacmd_setadpparms));
  2316. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2317. return rc;
  2318. }
  2319. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2320. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2321. unsigned int qdio_error, const char *dbftext)
  2322. {
  2323. if (qdio_error) {
  2324. QETH_CARD_TEXT(card, 2, dbftext);
  2325. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2326. buf->element[15].flags & 0xff);
  2327. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2328. buf->element[14].flags & 0xff);
  2329. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2330. if ((buf->element[15].flags & 0xff) == 0x12) {
  2331. card->stats.rx_dropped++;
  2332. return 0;
  2333. } else
  2334. return 1;
  2335. }
  2336. return 0;
  2337. }
  2338. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2339. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2340. {
  2341. struct qeth_qdio_q *queue = card->qdio.in_q;
  2342. int count;
  2343. int i;
  2344. int rc;
  2345. int newcount = 0;
  2346. count = (index < queue->next_buf_to_init)?
  2347. card->qdio.in_buf_pool.buf_count -
  2348. (queue->next_buf_to_init - index) :
  2349. card->qdio.in_buf_pool.buf_count -
  2350. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2351. /* only requeue at a certain threshold to avoid SIGAs */
  2352. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2353. for (i = queue->next_buf_to_init;
  2354. i < queue->next_buf_to_init + count; ++i) {
  2355. if (qeth_init_input_buffer(card,
  2356. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2357. break;
  2358. } else {
  2359. newcount++;
  2360. }
  2361. }
  2362. if (newcount < count) {
  2363. /* we are in memory shortage so we switch back to
  2364. traditional skb allocation and drop packages */
  2365. atomic_set(&card->force_alloc_skb, 3);
  2366. count = newcount;
  2367. } else {
  2368. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2369. }
  2370. /*
  2371. * according to old code it should be avoided to requeue all
  2372. * 128 buffers in order to benefit from PCI avoidance.
  2373. * this function keeps at least one buffer (the buffer at
  2374. * 'index') un-requeued -> this buffer is the first buffer that
  2375. * will be requeued the next time
  2376. */
  2377. if (card->options.performance_stats) {
  2378. card->perf_stats.inbound_do_qdio_cnt++;
  2379. card->perf_stats.inbound_do_qdio_start_time =
  2380. qeth_get_micros();
  2381. }
  2382. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2383. queue->next_buf_to_init, count);
  2384. if (card->options.performance_stats)
  2385. card->perf_stats.inbound_do_qdio_time +=
  2386. qeth_get_micros() -
  2387. card->perf_stats.inbound_do_qdio_start_time;
  2388. if (rc) {
  2389. dev_warn(&card->gdev->dev,
  2390. "QDIO reported an error, rc=%i\n", rc);
  2391. QETH_CARD_TEXT(card, 2, "qinberr");
  2392. }
  2393. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2394. QDIO_MAX_BUFFERS_PER_Q;
  2395. }
  2396. }
  2397. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2398. static int qeth_handle_send_error(struct qeth_card *card,
  2399. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2400. {
  2401. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2402. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2403. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2404. if (sbalf15 == 0) {
  2405. qdio_err = 0;
  2406. } else {
  2407. qdio_err = 1;
  2408. }
  2409. }
  2410. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2411. if (!qdio_err)
  2412. return QETH_SEND_ERROR_NONE;
  2413. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2414. return QETH_SEND_ERROR_RETRY;
  2415. QETH_CARD_TEXT(card, 1, "lnkfail");
  2416. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2417. (u16)qdio_err, (u8)sbalf15);
  2418. return QETH_SEND_ERROR_LINK_FAILURE;
  2419. }
  2420. /*
  2421. * Switched to packing state if the number of used buffers on a queue
  2422. * reaches a certain limit.
  2423. */
  2424. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2425. {
  2426. if (!queue->do_pack) {
  2427. if (atomic_read(&queue->used_buffers)
  2428. >= QETH_HIGH_WATERMARK_PACK){
  2429. /* switch non-PACKING -> PACKING */
  2430. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2431. if (queue->card->options.performance_stats)
  2432. queue->card->perf_stats.sc_dp_p++;
  2433. queue->do_pack = 1;
  2434. }
  2435. }
  2436. }
  2437. /*
  2438. * Switches from packing to non-packing mode. If there is a packing
  2439. * buffer on the queue this buffer will be prepared to be flushed.
  2440. * In that case 1 is returned to inform the caller. If no buffer
  2441. * has to be flushed, zero is returned.
  2442. */
  2443. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2444. {
  2445. struct qeth_qdio_out_buffer *buffer;
  2446. int flush_count = 0;
  2447. if (queue->do_pack) {
  2448. if (atomic_read(&queue->used_buffers)
  2449. <= QETH_LOW_WATERMARK_PACK) {
  2450. /* switch PACKING -> non-PACKING */
  2451. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  2452. if (queue->card->options.performance_stats)
  2453. queue->card->perf_stats.sc_p_dp++;
  2454. queue->do_pack = 0;
  2455. /* flush packing buffers */
  2456. buffer = &queue->bufs[queue->next_buf_to_fill];
  2457. if ((atomic_read(&buffer->state) ==
  2458. QETH_QDIO_BUF_EMPTY) &&
  2459. (buffer->next_element_to_fill > 0)) {
  2460. atomic_set(&buffer->state,
  2461. QETH_QDIO_BUF_PRIMED);
  2462. flush_count++;
  2463. queue->next_buf_to_fill =
  2464. (queue->next_buf_to_fill + 1) %
  2465. QDIO_MAX_BUFFERS_PER_Q;
  2466. }
  2467. }
  2468. }
  2469. return flush_count;
  2470. }
  2471. /*
  2472. * Called to flush a packing buffer if no more pci flags are on the queue.
  2473. * Checks if there is a packing buffer and prepares it to be flushed.
  2474. * In that case returns 1, otherwise zero.
  2475. */
  2476. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2477. {
  2478. struct qeth_qdio_out_buffer *buffer;
  2479. buffer = &queue->bufs[queue->next_buf_to_fill];
  2480. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2481. (buffer->next_element_to_fill > 0)) {
  2482. /* it's a packing buffer */
  2483. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2484. queue->next_buf_to_fill =
  2485. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2486. return 1;
  2487. }
  2488. return 0;
  2489. }
  2490. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2491. int count)
  2492. {
  2493. struct qeth_qdio_out_buffer *buf;
  2494. int rc;
  2495. int i;
  2496. unsigned int qdio_flags;
  2497. for (i = index; i < index + count; ++i) {
  2498. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2499. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2500. SBAL_FLAGS_LAST_ENTRY;
  2501. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2502. continue;
  2503. if (!queue->do_pack) {
  2504. if ((atomic_read(&queue->used_buffers) >=
  2505. (QETH_HIGH_WATERMARK_PACK -
  2506. QETH_WATERMARK_PACK_FUZZ)) &&
  2507. !atomic_read(&queue->set_pci_flags_count)) {
  2508. /* it's likely that we'll go to packing
  2509. * mode soon */
  2510. atomic_inc(&queue->set_pci_flags_count);
  2511. buf->buffer->element[0].flags |= 0x40;
  2512. }
  2513. } else {
  2514. if (!atomic_read(&queue->set_pci_flags_count)) {
  2515. /*
  2516. * there's no outstanding PCI any more, so we
  2517. * have to request a PCI to be sure the the PCI
  2518. * will wake at some time in the future then we
  2519. * can flush packed buffers that might still be
  2520. * hanging around, which can happen if no
  2521. * further send was requested by the stack
  2522. */
  2523. atomic_inc(&queue->set_pci_flags_count);
  2524. buf->buffer->element[0].flags |= 0x40;
  2525. }
  2526. }
  2527. }
  2528. queue->sync_iqdio_error = 0;
  2529. queue->card->dev->trans_start = jiffies;
  2530. if (queue->card->options.performance_stats) {
  2531. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2532. queue->card->perf_stats.outbound_do_qdio_start_time =
  2533. qeth_get_micros();
  2534. }
  2535. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2536. if (atomic_read(&queue->set_pci_flags_count))
  2537. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2538. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2539. queue->queue_no, index, count);
  2540. if (queue->card->options.performance_stats)
  2541. queue->card->perf_stats.outbound_do_qdio_time +=
  2542. qeth_get_micros() -
  2543. queue->card->perf_stats.outbound_do_qdio_start_time;
  2544. if (rc > 0) {
  2545. if (!(rc & QDIO_ERROR_SIGA_BUSY))
  2546. queue->sync_iqdio_error = rc & 3;
  2547. }
  2548. if (rc) {
  2549. queue->card->stats.tx_errors += count;
  2550. /* ignore temporary SIGA errors without busy condition */
  2551. if (rc == QDIO_ERROR_SIGA_TARGET)
  2552. return;
  2553. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  2554. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  2555. /* this must not happen under normal circumstances. if it
  2556. * happens something is really wrong -> recover */
  2557. qeth_schedule_recovery(queue->card);
  2558. return;
  2559. }
  2560. atomic_add(count, &queue->used_buffers);
  2561. if (queue->card->options.performance_stats)
  2562. queue->card->perf_stats.bufs_sent += count;
  2563. }
  2564. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2565. {
  2566. int index;
  2567. int flush_cnt = 0;
  2568. int q_was_packing = 0;
  2569. /*
  2570. * check if weed have to switch to non-packing mode or if
  2571. * we have to get a pci flag out on the queue
  2572. */
  2573. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2574. !atomic_read(&queue->set_pci_flags_count)) {
  2575. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2576. QETH_OUT_Q_UNLOCKED) {
  2577. /*
  2578. * If we get in here, there was no action in
  2579. * do_send_packet. So, we check if there is a
  2580. * packing buffer to be flushed here.
  2581. */
  2582. netif_stop_queue(queue->card->dev);
  2583. index = queue->next_buf_to_fill;
  2584. q_was_packing = queue->do_pack;
  2585. /* queue->do_pack may change */
  2586. barrier();
  2587. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2588. if (!flush_cnt &&
  2589. !atomic_read(&queue->set_pci_flags_count))
  2590. flush_cnt +=
  2591. qeth_flush_buffers_on_no_pci(queue);
  2592. if (queue->card->options.performance_stats &&
  2593. q_was_packing)
  2594. queue->card->perf_stats.bufs_sent_pack +=
  2595. flush_cnt;
  2596. if (flush_cnt)
  2597. qeth_flush_buffers(queue, index, flush_cnt);
  2598. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2599. }
  2600. }
  2601. }
  2602. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  2603. unsigned int qdio_error, int __queue, int first_element,
  2604. int count, unsigned long card_ptr)
  2605. {
  2606. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2607. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2608. struct qeth_qdio_out_buffer *buffer;
  2609. int i;
  2610. unsigned qeth_send_err;
  2611. QETH_CARD_TEXT(card, 6, "qdouhdl");
  2612. if (qdio_error & QDIO_ERROR_ACTIVATE_CHECK_CONDITION) {
  2613. QETH_CARD_TEXT(card, 2, "achkcond");
  2614. netif_stop_queue(card->dev);
  2615. qeth_schedule_recovery(card);
  2616. return;
  2617. }
  2618. if (card->options.performance_stats) {
  2619. card->perf_stats.outbound_handler_cnt++;
  2620. card->perf_stats.outbound_handler_start_time =
  2621. qeth_get_micros();
  2622. }
  2623. for (i = first_element; i < (first_element + count); ++i) {
  2624. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2625. qeth_send_err = qeth_handle_send_error(card, buffer, qdio_error);
  2626. __qeth_clear_output_buffer(queue, buffer,
  2627. (qeth_send_err == QETH_SEND_ERROR_RETRY) ? 1 : 0);
  2628. }
  2629. atomic_sub(count, &queue->used_buffers);
  2630. /* check if we need to do something on this outbound queue */
  2631. if (card->info.type != QETH_CARD_TYPE_IQD)
  2632. qeth_check_outbound_queue(queue);
  2633. netif_wake_queue(queue->card->dev);
  2634. if (card->options.performance_stats)
  2635. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2636. card->perf_stats.outbound_handler_start_time;
  2637. }
  2638. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  2639. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  2640. int ipv, int cast_type)
  2641. {
  2642. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSD ||
  2643. card->info.type == QETH_CARD_TYPE_OSX))
  2644. return card->qdio.default_out_queue;
  2645. switch (card->qdio.no_out_queues) {
  2646. case 4:
  2647. if (cast_type && card->info.is_multicast_different)
  2648. return card->info.is_multicast_different &
  2649. (card->qdio.no_out_queues - 1);
  2650. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  2651. const u8 tos = ip_hdr(skb)->tos;
  2652. if (card->qdio.do_prio_queueing ==
  2653. QETH_PRIO_Q_ING_TOS) {
  2654. if (tos & IP_TOS_NOTIMPORTANT)
  2655. return 3;
  2656. if (tos & IP_TOS_HIGHRELIABILITY)
  2657. return 2;
  2658. if (tos & IP_TOS_HIGHTHROUGHPUT)
  2659. return 1;
  2660. if (tos & IP_TOS_LOWDELAY)
  2661. return 0;
  2662. }
  2663. if (card->qdio.do_prio_queueing ==
  2664. QETH_PRIO_Q_ING_PREC)
  2665. return 3 - (tos >> 6);
  2666. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  2667. /* TODO: IPv6!!! */
  2668. }
  2669. return card->qdio.default_out_queue;
  2670. case 1: /* fallthrough for single-out-queue 1920-device */
  2671. default:
  2672. return card->qdio.default_out_queue;
  2673. }
  2674. }
  2675. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  2676. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  2677. struct sk_buff *skb, int elems)
  2678. {
  2679. int dlen = skb->len - skb->data_len;
  2680. int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
  2681. PFN_DOWN((unsigned long)skb->data);
  2682. elements_needed += skb_shinfo(skb)->nr_frags;
  2683. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  2684. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  2685. "(Number=%d / Length=%d). Discarded.\n",
  2686. (elements_needed+elems), skb->len);
  2687. return 0;
  2688. }
  2689. return elements_needed;
  2690. }
  2691. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  2692. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, int len)
  2693. {
  2694. int hroom, inpage, rest;
  2695. if (((unsigned long)skb->data & PAGE_MASK) !=
  2696. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  2697. hroom = skb_headroom(skb);
  2698. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  2699. rest = len - inpage;
  2700. if (rest > hroom)
  2701. return 1;
  2702. memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
  2703. skb->data -= rest;
  2704. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  2705. }
  2706. return 0;
  2707. }
  2708. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  2709. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  2710. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  2711. int offset)
  2712. {
  2713. int length = skb->len - skb->data_len;
  2714. int length_here;
  2715. int element;
  2716. char *data;
  2717. int first_lap, cnt;
  2718. struct skb_frag_struct *frag;
  2719. element = *next_element_to_fill;
  2720. data = skb->data;
  2721. first_lap = (is_tso == 0 ? 1 : 0);
  2722. if (offset >= 0) {
  2723. data = skb->data + offset;
  2724. length -= offset;
  2725. first_lap = 0;
  2726. }
  2727. while (length > 0) {
  2728. /* length_here is the remaining amount of data in this page */
  2729. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  2730. if (length < length_here)
  2731. length_here = length;
  2732. buffer->element[element].addr = data;
  2733. buffer->element[element].length = length_here;
  2734. length -= length_here;
  2735. if (!length) {
  2736. if (first_lap)
  2737. if (skb_shinfo(skb)->nr_frags)
  2738. buffer->element[element].flags =
  2739. SBAL_FLAGS_FIRST_FRAG;
  2740. else
  2741. buffer->element[element].flags = 0;
  2742. else
  2743. buffer->element[element].flags =
  2744. SBAL_FLAGS_MIDDLE_FRAG;
  2745. } else {
  2746. if (first_lap)
  2747. buffer->element[element].flags =
  2748. SBAL_FLAGS_FIRST_FRAG;
  2749. else
  2750. buffer->element[element].flags =
  2751. SBAL_FLAGS_MIDDLE_FRAG;
  2752. }
  2753. data += length_here;
  2754. element++;
  2755. first_lap = 0;
  2756. }
  2757. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  2758. frag = &skb_shinfo(skb)->frags[cnt];
  2759. buffer->element[element].addr = (char *)page_to_phys(frag->page)
  2760. + frag->page_offset;
  2761. buffer->element[element].length = frag->size;
  2762. buffer->element[element].flags = SBAL_FLAGS_MIDDLE_FRAG;
  2763. element++;
  2764. }
  2765. if (buffer->element[element - 1].flags)
  2766. buffer->element[element - 1].flags = SBAL_FLAGS_LAST_FRAG;
  2767. *next_element_to_fill = element;
  2768. }
  2769. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  2770. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  2771. struct qeth_hdr *hdr, int offset, int hd_len)
  2772. {
  2773. struct qdio_buffer *buffer;
  2774. int flush_cnt = 0, hdr_len, large_send = 0;
  2775. buffer = buf->buffer;
  2776. atomic_inc(&skb->users);
  2777. skb_queue_tail(&buf->skb_list, skb);
  2778. /*check first on TSO ....*/
  2779. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  2780. int element = buf->next_element_to_fill;
  2781. hdr_len = sizeof(struct qeth_hdr_tso) +
  2782. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  2783. /*fill first buffer entry only with header information */
  2784. buffer->element[element].addr = skb->data;
  2785. buffer->element[element].length = hdr_len;
  2786. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  2787. buf->next_element_to_fill++;
  2788. skb->data += hdr_len;
  2789. skb->len -= hdr_len;
  2790. large_send = 1;
  2791. }
  2792. if (offset >= 0) {
  2793. int element = buf->next_element_to_fill;
  2794. buffer->element[element].addr = hdr;
  2795. buffer->element[element].length = sizeof(struct qeth_hdr) +
  2796. hd_len;
  2797. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  2798. buf->is_header[element] = 1;
  2799. buf->next_element_to_fill++;
  2800. }
  2801. __qeth_fill_buffer(skb, buffer, large_send,
  2802. (int *)&buf->next_element_to_fill, offset);
  2803. if (!queue->do_pack) {
  2804. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  2805. /* set state to PRIMED -> will be flushed */
  2806. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2807. flush_cnt = 1;
  2808. } else {
  2809. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  2810. if (queue->card->options.performance_stats)
  2811. queue->card->perf_stats.skbs_sent_pack++;
  2812. if (buf->next_element_to_fill >=
  2813. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  2814. /*
  2815. * packed buffer if full -> set state PRIMED
  2816. * -> will be flushed
  2817. */
  2818. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2819. flush_cnt = 1;
  2820. }
  2821. }
  2822. return flush_cnt;
  2823. }
  2824. int qeth_do_send_packet_fast(struct qeth_card *card,
  2825. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  2826. struct qeth_hdr *hdr, int elements_needed,
  2827. int offset, int hd_len)
  2828. {
  2829. struct qeth_qdio_out_buffer *buffer;
  2830. struct sk_buff *skb1;
  2831. struct qeth_skb_data *retry_ctrl;
  2832. int index;
  2833. int rc;
  2834. /* spin until we get the queue ... */
  2835. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2836. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2837. /* ... now we've got the queue */
  2838. index = queue->next_buf_to_fill;
  2839. buffer = &queue->bufs[queue->next_buf_to_fill];
  2840. /*
  2841. * check if buffer is empty to make sure that we do not 'overtake'
  2842. * ourselves and try to fill a buffer that is already primed
  2843. */
  2844. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  2845. goto out;
  2846. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  2847. QDIO_MAX_BUFFERS_PER_Q;
  2848. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2849. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  2850. qeth_flush_buffers(queue, index, 1);
  2851. if (queue->sync_iqdio_error == 2) {
  2852. skb1 = skb_dequeue(&buffer->skb_list);
  2853. while (skb1) {
  2854. atomic_dec(&skb1->users);
  2855. skb1 = skb_dequeue(&buffer->skb_list);
  2856. }
  2857. retry_ctrl = (struct qeth_skb_data *) &skb->cb[16];
  2858. if (retry_ctrl->magic != QETH_SKB_MAGIC) {
  2859. retry_ctrl->magic = QETH_SKB_MAGIC;
  2860. retry_ctrl->count = 0;
  2861. }
  2862. if (retry_ctrl->count < QETH_SIGA_CC2_RETRIES) {
  2863. retry_ctrl->count++;
  2864. rc = dev_queue_xmit(skb);
  2865. } else {
  2866. dev_kfree_skb_any(skb);
  2867. QETH_CARD_TEXT(card, 2, "qrdrop");
  2868. }
  2869. }
  2870. return 0;
  2871. out:
  2872. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2873. return -EBUSY;
  2874. }
  2875. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  2876. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  2877. struct sk_buff *skb, struct qeth_hdr *hdr,
  2878. int elements_needed)
  2879. {
  2880. struct qeth_qdio_out_buffer *buffer;
  2881. int start_index;
  2882. int flush_count = 0;
  2883. int do_pack = 0;
  2884. int tmp;
  2885. int rc = 0;
  2886. /* spin until we get the queue ... */
  2887. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2888. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2889. start_index = queue->next_buf_to_fill;
  2890. buffer = &queue->bufs[queue->next_buf_to_fill];
  2891. /*
  2892. * check if buffer is empty to make sure that we do not 'overtake'
  2893. * ourselves and try to fill a buffer that is already primed
  2894. */
  2895. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  2896. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2897. return -EBUSY;
  2898. }
  2899. /* check if we need to switch packing state of this queue */
  2900. qeth_switch_to_packing_if_needed(queue);
  2901. if (queue->do_pack) {
  2902. do_pack = 1;
  2903. /* does packet fit in current buffer? */
  2904. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  2905. buffer->next_element_to_fill) < elements_needed) {
  2906. /* ... no -> set state PRIMED */
  2907. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2908. flush_count++;
  2909. queue->next_buf_to_fill =
  2910. (queue->next_buf_to_fill + 1) %
  2911. QDIO_MAX_BUFFERS_PER_Q;
  2912. buffer = &queue->bufs[queue->next_buf_to_fill];
  2913. /* we did a step forward, so check buffer state
  2914. * again */
  2915. if (atomic_read(&buffer->state) !=
  2916. QETH_QDIO_BUF_EMPTY) {
  2917. qeth_flush_buffers(queue, start_index,
  2918. flush_count);
  2919. atomic_set(&queue->state,
  2920. QETH_OUT_Q_UNLOCKED);
  2921. return -EBUSY;
  2922. }
  2923. }
  2924. }
  2925. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  2926. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  2927. QDIO_MAX_BUFFERS_PER_Q;
  2928. flush_count += tmp;
  2929. if (flush_count)
  2930. qeth_flush_buffers(queue, start_index, flush_count);
  2931. else if (!atomic_read(&queue->set_pci_flags_count))
  2932. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  2933. /*
  2934. * queue->state will go from LOCKED -> UNLOCKED or from
  2935. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  2936. * (switch packing state or flush buffer to get another pci flag out).
  2937. * In that case we will enter this loop
  2938. */
  2939. while (atomic_dec_return(&queue->state)) {
  2940. flush_count = 0;
  2941. start_index = queue->next_buf_to_fill;
  2942. /* check if we can go back to non-packing state */
  2943. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  2944. /*
  2945. * check if we need to flush a packing buffer to get a pci
  2946. * flag out on the queue
  2947. */
  2948. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  2949. flush_count += qeth_flush_buffers_on_no_pci(queue);
  2950. if (flush_count)
  2951. qeth_flush_buffers(queue, start_index, flush_count);
  2952. }
  2953. /* at this point the queue is UNLOCKED again */
  2954. if (queue->card->options.performance_stats && do_pack)
  2955. queue->card->perf_stats.bufs_sent_pack += flush_count;
  2956. return rc;
  2957. }
  2958. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  2959. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  2960. struct qeth_reply *reply, unsigned long data)
  2961. {
  2962. struct qeth_ipa_cmd *cmd;
  2963. struct qeth_ipacmd_setadpparms *setparms;
  2964. QETH_CARD_TEXT(card, 4, "prmadpcb");
  2965. cmd = (struct qeth_ipa_cmd *) data;
  2966. setparms = &(cmd->data.setadapterparms);
  2967. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2968. if (cmd->hdr.return_code) {
  2969. QETH_CARD_TEXT_(card, 4, "prmrc%2.2x", cmd->hdr.return_code);
  2970. setparms->data.mode = SET_PROMISC_MODE_OFF;
  2971. }
  2972. card->info.promisc_mode = setparms->data.mode;
  2973. return 0;
  2974. }
  2975. void qeth_setadp_promisc_mode(struct qeth_card *card)
  2976. {
  2977. enum qeth_ipa_promisc_modes mode;
  2978. struct net_device *dev = card->dev;
  2979. struct qeth_cmd_buffer *iob;
  2980. struct qeth_ipa_cmd *cmd;
  2981. QETH_CARD_TEXT(card, 4, "setprom");
  2982. if (((dev->flags & IFF_PROMISC) &&
  2983. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  2984. (!(dev->flags & IFF_PROMISC) &&
  2985. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  2986. return;
  2987. mode = SET_PROMISC_MODE_OFF;
  2988. if (dev->flags & IFF_PROMISC)
  2989. mode = SET_PROMISC_MODE_ON;
  2990. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  2991. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  2992. sizeof(struct qeth_ipacmd_setadpparms));
  2993. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  2994. cmd->data.setadapterparms.data.mode = mode;
  2995. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  2996. }
  2997. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  2998. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  2999. {
  3000. struct qeth_card *card;
  3001. char dbf_text[15];
  3002. card = dev->ml_priv;
  3003. QETH_CARD_TEXT(card, 4, "chgmtu");
  3004. sprintf(dbf_text, "%8x", new_mtu);
  3005. QETH_CARD_TEXT(card, 4, dbf_text);
  3006. if (new_mtu < 64)
  3007. return -EINVAL;
  3008. if (new_mtu > 65535)
  3009. return -EINVAL;
  3010. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3011. (!qeth_mtu_is_valid(card, new_mtu)))
  3012. return -EINVAL;
  3013. dev->mtu = new_mtu;
  3014. return 0;
  3015. }
  3016. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3017. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3018. {
  3019. struct qeth_card *card;
  3020. card = dev->ml_priv;
  3021. QETH_CARD_TEXT(card, 5, "getstat");
  3022. return &card->stats;
  3023. }
  3024. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3025. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3026. struct qeth_reply *reply, unsigned long data)
  3027. {
  3028. struct qeth_ipa_cmd *cmd;
  3029. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3030. cmd = (struct qeth_ipa_cmd *) data;
  3031. if (!card->options.layer2 ||
  3032. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3033. memcpy(card->dev->dev_addr,
  3034. &cmd->data.setadapterparms.data.change_addr.addr,
  3035. OSA_ADDR_LEN);
  3036. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3037. }
  3038. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3039. return 0;
  3040. }
  3041. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3042. {
  3043. int rc;
  3044. struct qeth_cmd_buffer *iob;
  3045. struct qeth_ipa_cmd *cmd;
  3046. QETH_CARD_TEXT(card, 4, "chgmac");
  3047. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3048. sizeof(struct qeth_ipacmd_setadpparms));
  3049. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3050. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3051. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3052. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3053. card->dev->dev_addr, OSA_ADDR_LEN);
  3054. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3055. NULL);
  3056. return rc;
  3057. }
  3058. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3059. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3060. struct qeth_reply *reply, unsigned long data)
  3061. {
  3062. struct qeth_ipa_cmd *cmd;
  3063. struct qeth_set_access_ctrl *access_ctrl_req;
  3064. int rc;
  3065. QETH_CARD_TEXT(card, 4, "setaccb");
  3066. cmd = (struct qeth_ipa_cmd *) data;
  3067. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3068. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3069. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3070. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3071. cmd->data.setadapterparms.hdr.return_code);
  3072. switch (cmd->data.setadapterparms.hdr.return_code) {
  3073. case SET_ACCESS_CTRL_RC_SUCCESS:
  3074. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3075. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3076. {
  3077. card->options.isolation = access_ctrl_req->subcmd_code;
  3078. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3079. dev_info(&card->gdev->dev,
  3080. "QDIO data connection isolation is deactivated\n");
  3081. } else {
  3082. dev_info(&card->gdev->dev,
  3083. "QDIO data connection isolation is activated\n");
  3084. }
  3085. QETH_DBF_MESSAGE(3, "OK:SET_ACCESS_CTRL(%s, %d)==%d\n",
  3086. card->gdev->dev.kobj.name,
  3087. access_ctrl_req->subcmd_code,
  3088. cmd->data.setadapterparms.hdr.return_code);
  3089. rc = 0;
  3090. break;
  3091. }
  3092. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3093. {
  3094. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3095. card->gdev->dev.kobj.name,
  3096. access_ctrl_req->subcmd_code,
  3097. cmd->data.setadapterparms.hdr.return_code);
  3098. dev_err(&card->gdev->dev, "Adapter does not "
  3099. "support QDIO data connection isolation\n");
  3100. /* ensure isolation mode is "none" */
  3101. card->options.isolation = ISOLATION_MODE_NONE;
  3102. rc = -EOPNOTSUPP;
  3103. break;
  3104. }
  3105. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3106. {
  3107. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3108. card->gdev->dev.kobj.name,
  3109. access_ctrl_req->subcmd_code,
  3110. cmd->data.setadapterparms.hdr.return_code);
  3111. dev_err(&card->gdev->dev,
  3112. "Adapter is dedicated. "
  3113. "QDIO data connection isolation not supported\n");
  3114. /* ensure isolation mode is "none" */
  3115. card->options.isolation = ISOLATION_MODE_NONE;
  3116. rc = -EOPNOTSUPP;
  3117. break;
  3118. }
  3119. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3120. {
  3121. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d\n",
  3122. card->gdev->dev.kobj.name,
  3123. access_ctrl_req->subcmd_code,
  3124. cmd->data.setadapterparms.hdr.return_code);
  3125. dev_err(&card->gdev->dev,
  3126. "TSO does not permit QDIO data connection isolation\n");
  3127. /* ensure isolation mode is "none" */
  3128. card->options.isolation = ISOLATION_MODE_NONE;
  3129. rc = -EPERM;
  3130. break;
  3131. }
  3132. default:
  3133. {
  3134. /* this should never happen */
  3135. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_MODE(%s,%d)==%d"
  3136. "==UNKNOWN\n",
  3137. card->gdev->dev.kobj.name,
  3138. access_ctrl_req->subcmd_code,
  3139. cmd->data.setadapterparms.hdr.return_code);
  3140. /* ensure isolation mode is "none" */
  3141. card->options.isolation = ISOLATION_MODE_NONE;
  3142. rc = 0;
  3143. break;
  3144. }
  3145. }
  3146. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3147. return rc;
  3148. }
  3149. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3150. enum qeth_ipa_isolation_modes isolation)
  3151. {
  3152. int rc;
  3153. struct qeth_cmd_buffer *iob;
  3154. struct qeth_ipa_cmd *cmd;
  3155. struct qeth_set_access_ctrl *access_ctrl_req;
  3156. QETH_CARD_TEXT(card, 4, "setacctl");
  3157. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3158. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3159. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3160. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3161. sizeof(struct qeth_set_access_ctrl));
  3162. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3163. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3164. access_ctrl_req->subcmd_code = isolation;
  3165. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3166. NULL);
  3167. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3168. return rc;
  3169. }
  3170. int qeth_set_access_ctrl_online(struct qeth_card *card)
  3171. {
  3172. int rc = 0;
  3173. QETH_CARD_TEXT(card, 4, "setactlo");
  3174. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3175. card->info.type == QETH_CARD_TYPE_OSX) &&
  3176. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3177. rc = qeth_setadpparms_set_access_ctrl(card,
  3178. card->options.isolation);
  3179. if (rc) {
  3180. QETH_DBF_MESSAGE(3,
  3181. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3182. card->gdev->dev.kobj.name,
  3183. rc);
  3184. }
  3185. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3186. card->options.isolation = ISOLATION_MODE_NONE;
  3187. dev_err(&card->gdev->dev, "Adapter does not "
  3188. "support QDIO data connection isolation\n");
  3189. rc = -EOPNOTSUPP;
  3190. }
  3191. return rc;
  3192. }
  3193. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3194. void qeth_tx_timeout(struct net_device *dev)
  3195. {
  3196. struct qeth_card *card;
  3197. card = dev->ml_priv;
  3198. QETH_CARD_TEXT(card, 4, "txtimeo");
  3199. card->stats.tx_errors++;
  3200. qeth_schedule_recovery(card);
  3201. }
  3202. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3203. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3204. {
  3205. struct qeth_card *card = dev->ml_priv;
  3206. int rc = 0;
  3207. switch (regnum) {
  3208. case MII_BMCR: /* Basic mode control register */
  3209. rc = BMCR_FULLDPLX;
  3210. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3211. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3212. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3213. rc |= BMCR_SPEED100;
  3214. break;
  3215. case MII_BMSR: /* Basic mode status register */
  3216. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3217. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3218. BMSR_100BASE4;
  3219. break;
  3220. case MII_PHYSID1: /* PHYS ID 1 */
  3221. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3222. dev->dev_addr[2];
  3223. rc = (rc >> 5) & 0xFFFF;
  3224. break;
  3225. case MII_PHYSID2: /* PHYS ID 2 */
  3226. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3227. break;
  3228. case MII_ADVERTISE: /* Advertisement control reg */
  3229. rc = ADVERTISE_ALL;
  3230. break;
  3231. case MII_LPA: /* Link partner ability reg */
  3232. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3233. LPA_100BASE4 | LPA_LPACK;
  3234. break;
  3235. case MII_EXPANSION: /* Expansion register */
  3236. break;
  3237. case MII_DCOUNTER: /* disconnect counter */
  3238. break;
  3239. case MII_FCSCOUNTER: /* false carrier counter */
  3240. break;
  3241. case MII_NWAYTEST: /* N-way auto-neg test register */
  3242. break;
  3243. case MII_RERRCOUNTER: /* rx error counter */
  3244. rc = card->stats.rx_errors;
  3245. break;
  3246. case MII_SREVISION: /* silicon revision */
  3247. break;
  3248. case MII_RESV1: /* reserved 1 */
  3249. break;
  3250. case MII_LBRERROR: /* loopback, rx, bypass error */
  3251. break;
  3252. case MII_PHYADDR: /* physical address */
  3253. break;
  3254. case MII_RESV2: /* reserved 2 */
  3255. break;
  3256. case MII_TPISTATUS: /* TPI status for 10mbps */
  3257. break;
  3258. case MII_NCONFIG: /* network interface config */
  3259. break;
  3260. default:
  3261. break;
  3262. }
  3263. return rc;
  3264. }
  3265. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3266. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3267. struct qeth_cmd_buffer *iob, int len,
  3268. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3269. unsigned long),
  3270. void *reply_param)
  3271. {
  3272. u16 s1, s2;
  3273. QETH_CARD_TEXT(card, 4, "sendsnmp");
  3274. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3275. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3276. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3277. /* adjust PDU length fields in IPA_PDU_HEADER */
  3278. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3279. s2 = (u32) len;
  3280. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3281. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3282. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3283. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3284. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3285. reply_cb, reply_param);
  3286. }
  3287. static int qeth_snmp_command_cb(struct qeth_card *card,
  3288. struct qeth_reply *reply, unsigned long sdata)
  3289. {
  3290. struct qeth_ipa_cmd *cmd;
  3291. struct qeth_arp_query_info *qinfo;
  3292. struct qeth_snmp_cmd *snmp;
  3293. unsigned char *data;
  3294. __u16 data_len;
  3295. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  3296. cmd = (struct qeth_ipa_cmd *) sdata;
  3297. data = (unsigned char *)((char *)cmd - reply->offset);
  3298. qinfo = (struct qeth_arp_query_info *) reply->param;
  3299. snmp = &cmd->data.setadapterparms.data.snmp;
  3300. if (cmd->hdr.return_code) {
  3301. QETH_CARD_TEXT_(card, 4, "scer1%i", cmd->hdr.return_code);
  3302. return 0;
  3303. }
  3304. if (cmd->data.setadapterparms.hdr.return_code) {
  3305. cmd->hdr.return_code =
  3306. cmd->data.setadapterparms.hdr.return_code;
  3307. QETH_CARD_TEXT_(card, 4, "scer2%i", cmd->hdr.return_code);
  3308. return 0;
  3309. }
  3310. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3311. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3312. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3313. else
  3314. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3315. /* check if there is enough room in userspace */
  3316. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3317. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  3318. cmd->hdr.return_code = -ENOMEM;
  3319. return 0;
  3320. }
  3321. QETH_CARD_TEXT_(card, 4, "snore%i",
  3322. cmd->data.setadapterparms.hdr.used_total);
  3323. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  3324. cmd->data.setadapterparms.hdr.seq_no);
  3325. /*copy entries to user buffer*/
  3326. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3327. memcpy(qinfo->udata + qinfo->udata_offset,
  3328. (char *)snmp,
  3329. data_len + offsetof(struct qeth_snmp_cmd, data));
  3330. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3331. } else {
  3332. memcpy(qinfo->udata + qinfo->udata_offset,
  3333. (char *)&snmp->request, data_len);
  3334. }
  3335. qinfo->udata_offset += data_len;
  3336. /* check if all replies received ... */
  3337. QETH_CARD_TEXT_(card, 4, "srtot%i",
  3338. cmd->data.setadapterparms.hdr.used_total);
  3339. QETH_CARD_TEXT_(card, 4, "srseq%i",
  3340. cmd->data.setadapterparms.hdr.seq_no);
  3341. if (cmd->data.setadapterparms.hdr.seq_no <
  3342. cmd->data.setadapterparms.hdr.used_total)
  3343. return 1;
  3344. return 0;
  3345. }
  3346. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3347. {
  3348. struct qeth_cmd_buffer *iob;
  3349. struct qeth_ipa_cmd *cmd;
  3350. struct qeth_snmp_ureq *ureq;
  3351. int req_len;
  3352. struct qeth_arp_query_info qinfo = {0, };
  3353. int rc = 0;
  3354. QETH_CARD_TEXT(card, 3, "snmpcmd");
  3355. if (card->info.guestlan)
  3356. return -EOPNOTSUPP;
  3357. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3358. (!card->options.layer2)) {
  3359. return -EOPNOTSUPP;
  3360. }
  3361. /* skip 4 bytes (data_len struct member) to get req_len */
  3362. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3363. return -EFAULT;
  3364. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  3365. if (!ureq) {
  3366. QETH_CARD_TEXT(card, 2, "snmpnome");
  3367. return -ENOMEM;
  3368. }
  3369. if (copy_from_user(ureq, udata,
  3370. req_len + sizeof(struct qeth_snmp_ureq_hdr))) {
  3371. kfree(ureq);
  3372. return -EFAULT;
  3373. }
  3374. qinfo.udata_len = ureq->hdr.data_len;
  3375. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3376. if (!qinfo.udata) {
  3377. kfree(ureq);
  3378. return -ENOMEM;
  3379. }
  3380. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3381. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3382. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3383. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3384. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3385. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3386. qeth_snmp_command_cb, (void *)&qinfo);
  3387. if (rc)
  3388. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3389. QETH_CARD_IFNAME(card), rc);
  3390. else {
  3391. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3392. rc = -EFAULT;
  3393. }
  3394. kfree(ureq);
  3395. kfree(qinfo.udata);
  3396. return rc;
  3397. }
  3398. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3399. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3400. {
  3401. switch (card->info.type) {
  3402. case QETH_CARD_TYPE_IQD:
  3403. return 2;
  3404. default:
  3405. return 0;
  3406. }
  3407. }
  3408. static int qeth_qdio_establish(struct qeth_card *card)
  3409. {
  3410. struct qdio_initialize init_data;
  3411. char *qib_param_field;
  3412. struct qdio_buffer **in_sbal_ptrs;
  3413. struct qdio_buffer **out_sbal_ptrs;
  3414. int i, j, k;
  3415. int rc = 0;
  3416. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3417. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3418. GFP_KERNEL);
  3419. if (!qib_param_field)
  3420. return -ENOMEM;
  3421. qeth_create_qib_param_field(card, qib_param_field);
  3422. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3423. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3424. GFP_KERNEL);
  3425. if (!in_sbal_ptrs) {
  3426. kfree(qib_param_field);
  3427. return -ENOMEM;
  3428. }
  3429. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3430. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3431. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3432. out_sbal_ptrs =
  3433. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3434. sizeof(void *), GFP_KERNEL);
  3435. if (!out_sbal_ptrs) {
  3436. kfree(in_sbal_ptrs);
  3437. kfree(qib_param_field);
  3438. return -ENOMEM;
  3439. }
  3440. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3441. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  3442. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  3443. card->qdio.out_qs[i]->bufs[j].buffer);
  3444. }
  3445. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3446. init_data.cdev = CARD_DDEV(card);
  3447. init_data.q_format = qeth_get_qdio_q_format(card);
  3448. init_data.qib_param_field_format = 0;
  3449. init_data.qib_param_field = qib_param_field;
  3450. init_data.no_input_qs = 1;
  3451. init_data.no_output_qs = card->qdio.no_out_queues;
  3452. init_data.input_handler = card->discipline.input_handler;
  3453. init_data.output_handler = card->discipline.output_handler;
  3454. init_data.int_parm = (unsigned long) card;
  3455. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3456. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3457. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3458. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  3459. rc = qdio_allocate(&init_data);
  3460. if (rc) {
  3461. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3462. goto out;
  3463. }
  3464. rc = qdio_establish(&init_data);
  3465. if (rc) {
  3466. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3467. qdio_free(CARD_DDEV(card));
  3468. }
  3469. }
  3470. out:
  3471. kfree(out_sbal_ptrs);
  3472. kfree(in_sbal_ptrs);
  3473. kfree(qib_param_field);
  3474. return rc;
  3475. }
  3476. static void qeth_core_free_card(struct qeth_card *card)
  3477. {
  3478. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  3479. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  3480. qeth_clean_channel(&card->read);
  3481. qeth_clean_channel(&card->write);
  3482. if (card->dev)
  3483. free_netdev(card->dev);
  3484. kfree(card->ip_tbd_list);
  3485. qeth_free_qdio_buffers(card);
  3486. unregister_service_level(&card->qeth_service_level);
  3487. kfree(card);
  3488. }
  3489. static struct ccw_device_id qeth_ids[] = {
  3490. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  3491. .driver_info = QETH_CARD_TYPE_OSD},
  3492. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  3493. .driver_info = QETH_CARD_TYPE_IQD},
  3494. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  3495. .driver_info = QETH_CARD_TYPE_OSN},
  3496. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  3497. .driver_info = QETH_CARD_TYPE_OSM},
  3498. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  3499. .driver_info = QETH_CARD_TYPE_OSX},
  3500. {},
  3501. };
  3502. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  3503. static struct ccw_driver qeth_ccw_driver = {
  3504. .name = "qeth",
  3505. .ids = qeth_ids,
  3506. .probe = ccwgroup_probe_ccwdev,
  3507. .remove = ccwgroup_remove_ccwdev,
  3508. };
  3509. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  3510. unsigned long driver_id)
  3511. {
  3512. return ccwgroup_create_from_string(root_dev, driver_id,
  3513. &qeth_ccw_driver, 3, buf);
  3514. }
  3515. int qeth_core_hardsetup_card(struct qeth_card *card)
  3516. {
  3517. int retries = 0;
  3518. int rc;
  3519. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  3520. atomic_set(&card->force_alloc_skb, 0);
  3521. retry:
  3522. if (retries)
  3523. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  3524. dev_name(&card->gdev->dev));
  3525. ccw_device_set_offline(CARD_DDEV(card));
  3526. ccw_device_set_offline(CARD_WDEV(card));
  3527. ccw_device_set_offline(CARD_RDEV(card));
  3528. rc = ccw_device_set_online(CARD_RDEV(card));
  3529. if (rc)
  3530. goto retriable;
  3531. rc = ccw_device_set_online(CARD_WDEV(card));
  3532. if (rc)
  3533. goto retriable;
  3534. rc = ccw_device_set_online(CARD_DDEV(card));
  3535. if (rc)
  3536. goto retriable;
  3537. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  3538. retriable:
  3539. if (rc == -ERESTARTSYS) {
  3540. QETH_DBF_TEXT(SETUP, 2, "break1");
  3541. return rc;
  3542. } else if (rc) {
  3543. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  3544. if (++retries > 3)
  3545. goto out;
  3546. else
  3547. goto retry;
  3548. }
  3549. qeth_init_tokens(card);
  3550. qeth_init_func_level(card);
  3551. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  3552. if (rc == -ERESTARTSYS) {
  3553. QETH_DBF_TEXT(SETUP, 2, "break2");
  3554. return rc;
  3555. } else if (rc) {
  3556. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3557. if (--retries < 0)
  3558. goto out;
  3559. else
  3560. goto retry;
  3561. }
  3562. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  3563. if (rc == -ERESTARTSYS) {
  3564. QETH_DBF_TEXT(SETUP, 2, "break3");
  3565. return rc;
  3566. } else if (rc) {
  3567. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  3568. if (--retries < 0)
  3569. goto out;
  3570. else
  3571. goto retry;
  3572. }
  3573. rc = qeth_mpc_initialize(card);
  3574. if (rc) {
  3575. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3576. goto out;
  3577. }
  3578. return 0;
  3579. out:
  3580. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  3581. "an error on the device\n");
  3582. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  3583. dev_name(&card->gdev->dev), rc);
  3584. return rc;
  3585. }
  3586. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  3587. static inline int qeth_create_skb_frag(struct qdio_buffer_element *element,
  3588. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  3589. {
  3590. struct page *page = virt_to_page(element->addr);
  3591. if (*pskb == NULL) {
  3592. /* the upper protocol layers assume that there is data in the
  3593. * skb itself. Copy a small amount (64 bytes) to make them
  3594. * happy. */
  3595. *pskb = dev_alloc_skb(64 + ETH_HLEN);
  3596. if (!(*pskb))
  3597. return -ENOMEM;
  3598. skb_reserve(*pskb, ETH_HLEN);
  3599. if (data_len <= 64) {
  3600. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  3601. data_len);
  3602. } else {
  3603. get_page(page);
  3604. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  3605. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  3606. data_len - 64);
  3607. (*pskb)->data_len += data_len - 64;
  3608. (*pskb)->len += data_len - 64;
  3609. (*pskb)->truesize += data_len - 64;
  3610. (*pfrag)++;
  3611. }
  3612. } else {
  3613. get_page(page);
  3614. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  3615. (*pskb)->data_len += data_len;
  3616. (*pskb)->len += data_len;
  3617. (*pskb)->truesize += data_len;
  3618. (*pfrag)++;
  3619. }
  3620. return 0;
  3621. }
  3622. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  3623. struct qdio_buffer *buffer,
  3624. struct qdio_buffer_element **__element, int *__offset,
  3625. struct qeth_hdr **hdr)
  3626. {
  3627. struct qdio_buffer_element *element = *__element;
  3628. int offset = *__offset;
  3629. struct sk_buff *skb = NULL;
  3630. int skb_len = 0;
  3631. void *data_ptr;
  3632. int data_len;
  3633. int headroom = 0;
  3634. int use_rx_sg = 0;
  3635. int frag = 0;
  3636. /* qeth_hdr must not cross element boundaries */
  3637. if (element->length < offset + sizeof(struct qeth_hdr)) {
  3638. if (qeth_is_last_sbale(element))
  3639. return NULL;
  3640. element++;
  3641. offset = 0;
  3642. if (element->length < sizeof(struct qeth_hdr))
  3643. return NULL;
  3644. }
  3645. *hdr = element->addr + offset;
  3646. offset += sizeof(struct qeth_hdr);
  3647. switch ((*hdr)->hdr.l2.id) {
  3648. case QETH_HEADER_TYPE_LAYER2:
  3649. skb_len = (*hdr)->hdr.l2.pkt_length;
  3650. break;
  3651. case QETH_HEADER_TYPE_LAYER3:
  3652. skb_len = (*hdr)->hdr.l3.length;
  3653. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  3654. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  3655. headroom = TR_HLEN;
  3656. else
  3657. headroom = ETH_HLEN;
  3658. break;
  3659. case QETH_HEADER_TYPE_OSN:
  3660. skb_len = (*hdr)->hdr.osn.pdu_length;
  3661. headroom = sizeof(struct qeth_hdr);
  3662. break;
  3663. default:
  3664. break;
  3665. }
  3666. if (!skb_len)
  3667. return NULL;
  3668. if ((skb_len >= card->options.rx_sg_cb) &&
  3669. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  3670. (!atomic_read(&card->force_alloc_skb))) {
  3671. use_rx_sg = 1;
  3672. } else {
  3673. skb = dev_alloc_skb(skb_len + headroom);
  3674. if (!skb)
  3675. goto no_mem;
  3676. if (headroom)
  3677. skb_reserve(skb, headroom);
  3678. }
  3679. data_ptr = element->addr + offset;
  3680. while (skb_len) {
  3681. data_len = min(skb_len, (int)(element->length - offset));
  3682. if (data_len) {
  3683. if (use_rx_sg) {
  3684. if (qeth_create_skb_frag(element, &skb, offset,
  3685. &frag, data_len))
  3686. goto no_mem;
  3687. } else {
  3688. memcpy(skb_put(skb, data_len), data_ptr,
  3689. data_len);
  3690. }
  3691. }
  3692. skb_len -= data_len;
  3693. if (skb_len) {
  3694. if (qeth_is_last_sbale(element)) {
  3695. QETH_CARD_TEXT(card, 4, "unexeob");
  3696. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  3697. dev_kfree_skb_any(skb);
  3698. card->stats.rx_errors++;
  3699. return NULL;
  3700. }
  3701. element++;
  3702. offset = 0;
  3703. data_ptr = element->addr;
  3704. } else {
  3705. offset += data_len;
  3706. }
  3707. }
  3708. *__element = element;
  3709. *__offset = offset;
  3710. if (use_rx_sg && card->options.performance_stats) {
  3711. card->perf_stats.sg_skbs_rx++;
  3712. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  3713. }
  3714. return skb;
  3715. no_mem:
  3716. if (net_ratelimit()) {
  3717. QETH_CARD_TEXT(card, 2, "noskbmem");
  3718. }
  3719. card->stats.rx_dropped++;
  3720. return NULL;
  3721. }
  3722. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  3723. static void qeth_unregister_dbf_views(void)
  3724. {
  3725. int x;
  3726. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3727. debug_unregister(qeth_dbf[x].id);
  3728. qeth_dbf[x].id = NULL;
  3729. }
  3730. }
  3731. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  3732. {
  3733. char dbf_txt_buf[32];
  3734. va_list args;
  3735. if (level > id->level)
  3736. return;
  3737. va_start(args, fmt);
  3738. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  3739. va_end(args);
  3740. debug_text_event(id, level, dbf_txt_buf);
  3741. }
  3742. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  3743. static int qeth_register_dbf_views(void)
  3744. {
  3745. int ret;
  3746. int x;
  3747. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3748. /* register the areas */
  3749. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  3750. qeth_dbf[x].pages,
  3751. qeth_dbf[x].areas,
  3752. qeth_dbf[x].len);
  3753. if (qeth_dbf[x].id == NULL) {
  3754. qeth_unregister_dbf_views();
  3755. return -ENOMEM;
  3756. }
  3757. /* register a view */
  3758. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  3759. if (ret) {
  3760. qeth_unregister_dbf_views();
  3761. return ret;
  3762. }
  3763. /* set a passing level */
  3764. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  3765. }
  3766. return 0;
  3767. }
  3768. int qeth_core_load_discipline(struct qeth_card *card,
  3769. enum qeth_discipline_id discipline)
  3770. {
  3771. int rc = 0;
  3772. switch (discipline) {
  3773. case QETH_DISCIPLINE_LAYER3:
  3774. card->discipline.ccwgdriver = try_then_request_module(
  3775. symbol_get(qeth_l3_ccwgroup_driver),
  3776. "qeth_l3");
  3777. break;
  3778. case QETH_DISCIPLINE_LAYER2:
  3779. card->discipline.ccwgdriver = try_then_request_module(
  3780. symbol_get(qeth_l2_ccwgroup_driver),
  3781. "qeth_l2");
  3782. break;
  3783. }
  3784. if (!card->discipline.ccwgdriver) {
  3785. dev_err(&card->gdev->dev, "There is no kernel module to "
  3786. "support discipline %d\n", discipline);
  3787. rc = -EINVAL;
  3788. }
  3789. return rc;
  3790. }
  3791. void qeth_core_free_discipline(struct qeth_card *card)
  3792. {
  3793. if (card->options.layer2)
  3794. symbol_put(qeth_l2_ccwgroup_driver);
  3795. else
  3796. symbol_put(qeth_l3_ccwgroup_driver);
  3797. card->discipline.ccwgdriver = NULL;
  3798. }
  3799. static void qeth_determine_capabilities(struct qeth_card *card)
  3800. {
  3801. int rc;
  3802. int length;
  3803. char *prcd;
  3804. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  3805. rc = ccw_device_set_online(CARD_DDEV(card));
  3806. if (rc) {
  3807. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3808. goto out;
  3809. }
  3810. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  3811. if (rc) {
  3812. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  3813. dev_name(&card->gdev->dev), rc);
  3814. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3815. goto out_offline;
  3816. }
  3817. qeth_configure_unitaddr(card, prcd);
  3818. qeth_configure_blkt_default(card, prcd);
  3819. kfree(prcd);
  3820. rc = qdio_get_ssqd_desc(CARD_DDEV(card), &card->ssqd);
  3821. if (rc)
  3822. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  3823. out_offline:
  3824. ccw_device_set_offline(CARD_DDEV(card));
  3825. out:
  3826. return;
  3827. }
  3828. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  3829. {
  3830. struct qeth_card *card;
  3831. struct device *dev;
  3832. int rc;
  3833. unsigned long flags;
  3834. char dbf_name[20];
  3835. QETH_DBF_TEXT(SETUP, 2, "probedev");
  3836. dev = &gdev->dev;
  3837. if (!get_device(dev))
  3838. return -ENODEV;
  3839. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  3840. card = qeth_alloc_card();
  3841. if (!card) {
  3842. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  3843. rc = -ENOMEM;
  3844. goto err_dev;
  3845. }
  3846. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  3847. dev_name(&gdev->dev));
  3848. card->debug = debug_register(dbf_name, 2, 1, 8);
  3849. if (!card->debug) {
  3850. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  3851. rc = -ENOMEM;
  3852. goto err_card;
  3853. }
  3854. debug_register_view(card->debug, &debug_hex_ascii_view);
  3855. card->read.ccwdev = gdev->cdev[0];
  3856. card->write.ccwdev = gdev->cdev[1];
  3857. card->data.ccwdev = gdev->cdev[2];
  3858. dev_set_drvdata(&gdev->dev, card);
  3859. card->gdev = gdev;
  3860. gdev->cdev[0]->handler = qeth_irq;
  3861. gdev->cdev[1]->handler = qeth_irq;
  3862. gdev->cdev[2]->handler = qeth_irq;
  3863. rc = qeth_determine_card_type(card);
  3864. if (rc) {
  3865. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3866. goto err_dbf;
  3867. }
  3868. rc = qeth_setup_card(card);
  3869. if (rc) {
  3870. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3871. goto err_dbf;
  3872. }
  3873. if (card->info.type == QETH_CARD_TYPE_OSN)
  3874. rc = qeth_core_create_osn_attributes(dev);
  3875. else
  3876. rc = qeth_core_create_device_attributes(dev);
  3877. if (rc)
  3878. goto err_dbf;
  3879. switch (card->info.type) {
  3880. case QETH_CARD_TYPE_OSN:
  3881. case QETH_CARD_TYPE_OSM:
  3882. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  3883. if (rc)
  3884. goto err_attr;
  3885. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3886. if (rc)
  3887. goto err_disc;
  3888. case QETH_CARD_TYPE_OSD:
  3889. case QETH_CARD_TYPE_OSX:
  3890. default:
  3891. break;
  3892. }
  3893. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3894. list_add_tail(&card->list, &qeth_core_card_list.list);
  3895. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3896. qeth_determine_capabilities(card);
  3897. return 0;
  3898. err_disc:
  3899. qeth_core_free_discipline(card);
  3900. err_attr:
  3901. if (card->info.type == QETH_CARD_TYPE_OSN)
  3902. qeth_core_remove_osn_attributes(dev);
  3903. else
  3904. qeth_core_remove_device_attributes(dev);
  3905. err_dbf:
  3906. debug_unregister(card->debug);
  3907. err_card:
  3908. qeth_core_free_card(card);
  3909. err_dev:
  3910. put_device(dev);
  3911. return rc;
  3912. }
  3913. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  3914. {
  3915. unsigned long flags;
  3916. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3917. QETH_DBF_TEXT(SETUP, 2, "removedv");
  3918. if (card->discipline.ccwgdriver) {
  3919. card->discipline.ccwgdriver->remove(gdev);
  3920. qeth_core_free_discipline(card);
  3921. }
  3922. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3923. qeth_core_remove_osn_attributes(&gdev->dev);
  3924. } else {
  3925. qeth_core_remove_device_attributes(&gdev->dev);
  3926. }
  3927. debug_unregister(card->debug);
  3928. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3929. list_del(&card->list);
  3930. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3931. qeth_core_free_card(card);
  3932. dev_set_drvdata(&gdev->dev, NULL);
  3933. put_device(&gdev->dev);
  3934. return;
  3935. }
  3936. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  3937. {
  3938. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3939. int rc = 0;
  3940. int def_discipline;
  3941. if (!card->discipline.ccwgdriver) {
  3942. if (card->info.type == QETH_CARD_TYPE_IQD)
  3943. def_discipline = QETH_DISCIPLINE_LAYER3;
  3944. else
  3945. def_discipline = QETH_DISCIPLINE_LAYER2;
  3946. rc = qeth_core_load_discipline(card, def_discipline);
  3947. if (rc)
  3948. goto err;
  3949. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3950. if (rc)
  3951. goto err;
  3952. }
  3953. rc = card->discipline.ccwgdriver->set_online(gdev);
  3954. err:
  3955. return rc;
  3956. }
  3957. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  3958. {
  3959. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3960. return card->discipline.ccwgdriver->set_offline(gdev);
  3961. }
  3962. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  3963. {
  3964. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3965. if (card->discipline.ccwgdriver &&
  3966. card->discipline.ccwgdriver->shutdown)
  3967. card->discipline.ccwgdriver->shutdown(gdev);
  3968. }
  3969. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  3970. {
  3971. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3972. if (card->discipline.ccwgdriver &&
  3973. card->discipline.ccwgdriver->prepare)
  3974. return card->discipline.ccwgdriver->prepare(gdev);
  3975. return 0;
  3976. }
  3977. static void qeth_core_complete(struct ccwgroup_device *gdev)
  3978. {
  3979. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3980. if (card->discipline.ccwgdriver &&
  3981. card->discipline.ccwgdriver->complete)
  3982. card->discipline.ccwgdriver->complete(gdev);
  3983. }
  3984. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  3985. {
  3986. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3987. if (card->discipline.ccwgdriver &&
  3988. card->discipline.ccwgdriver->freeze)
  3989. return card->discipline.ccwgdriver->freeze(gdev);
  3990. return 0;
  3991. }
  3992. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  3993. {
  3994. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3995. if (card->discipline.ccwgdriver &&
  3996. card->discipline.ccwgdriver->thaw)
  3997. return card->discipline.ccwgdriver->thaw(gdev);
  3998. return 0;
  3999. }
  4000. static int qeth_core_restore(struct ccwgroup_device *gdev)
  4001. {
  4002. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  4003. if (card->discipline.ccwgdriver &&
  4004. card->discipline.ccwgdriver->restore)
  4005. return card->discipline.ccwgdriver->restore(gdev);
  4006. return 0;
  4007. }
  4008. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  4009. .owner = THIS_MODULE,
  4010. .name = "qeth",
  4011. .driver_id = 0xD8C5E3C8,
  4012. .probe = qeth_core_probe_device,
  4013. .remove = qeth_core_remove_device,
  4014. .set_online = qeth_core_set_online,
  4015. .set_offline = qeth_core_set_offline,
  4016. .shutdown = qeth_core_shutdown,
  4017. .prepare = qeth_core_prepare,
  4018. .complete = qeth_core_complete,
  4019. .freeze = qeth_core_freeze,
  4020. .thaw = qeth_core_thaw,
  4021. .restore = qeth_core_restore,
  4022. };
  4023. static ssize_t
  4024. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  4025. size_t count)
  4026. {
  4027. int err;
  4028. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  4029. qeth_core_ccwgroup_driver.driver_id);
  4030. if (err)
  4031. return err;
  4032. else
  4033. return count;
  4034. }
  4035. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  4036. static struct {
  4037. const char str[ETH_GSTRING_LEN];
  4038. } qeth_ethtool_stats_keys[] = {
  4039. /* 0 */{"rx skbs"},
  4040. {"rx buffers"},
  4041. {"tx skbs"},
  4042. {"tx buffers"},
  4043. {"tx skbs no packing"},
  4044. {"tx buffers no packing"},
  4045. {"tx skbs packing"},
  4046. {"tx buffers packing"},
  4047. {"tx sg skbs"},
  4048. {"tx sg frags"},
  4049. /* 10 */{"rx sg skbs"},
  4050. {"rx sg frags"},
  4051. {"rx sg page allocs"},
  4052. {"tx large kbytes"},
  4053. {"tx large count"},
  4054. {"tx pk state ch n->p"},
  4055. {"tx pk state ch p->n"},
  4056. {"tx pk watermark low"},
  4057. {"tx pk watermark high"},
  4058. {"queue 0 buffer usage"},
  4059. /* 20 */{"queue 1 buffer usage"},
  4060. {"queue 2 buffer usage"},
  4061. {"queue 3 buffer usage"},
  4062. {"rx handler time"},
  4063. {"rx handler count"},
  4064. {"rx do_QDIO time"},
  4065. {"rx do_QDIO count"},
  4066. {"tx handler time"},
  4067. {"tx handler count"},
  4068. {"tx time"},
  4069. /* 30 */{"tx count"},
  4070. {"tx do_QDIO time"},
  4071. {"tx do_QDIO count"},
  4072. {"tx csum"},
  4073. {"tx lin"},
  4074. };
  4075. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  4076. {
  4077. switch (stringset) {
  4078. case ETH_SS_STATS:
  4079. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  4080. default:
  4081. return -EINVAL;
  4082. }
  4083. }
  4084. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  4085. void qeth_core_get_ethtool_stats(struct net_device *dev,
  4086. struct ethtool_stats *stats, u64 *data)
  4087. {
  4088. struct qeth_card *card = dev->ml_priv;
  4089. data[0] = card->stats.rx_packets -
  4090. card->perf_stats.initial_rx_packets;
  4091. data[1] = card->perf_stats.bufs_rec;
  4092. data[2] = card->stats.tx_packets -
  4093. card->perf_stats.initial_tx_packets;
  4094. data[3] = card->perf_stats.bufs_sent;
  4095. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  4096. - card->perf_stats.skbs_sent_pack;
  4097. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  4098. data[6] = card->perf_stats.skbs_sent_pack;
  4099. data[7] = card->perf_stats.bufs_sent_pack;
  4100. data[8] = card->perf_stats.sg_skbs_sent;
  4101. data[9] = card->perf_stats.sg_frags_sent;
  4102. data[10] = card->perf_stats.sg_skbs_rx;
  4103. data[11] = card->perf_stats.sg_frags_rx;
  4104. data[12] = card->perf_stats.sg_alloc_page_rx;
  4105. data[13] = (card->perf_stats.large_send_bytes >> 10);
  4106. data[14] = card->perf_stats.large_send_cnt;
  4107. data[15] = card->perf_stats.sc_dp_p;
  4108. data[16] = card->perf_stats.sc_p_dp;
  4109. data[17] = QETH_LOW_WATERMARK_PACK;
  4110. data[18] = QETH_HIGH_WATERMARK_PACK;
  4111. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  4112. data[20] = (card->qdio.no_out_queues > 1) ?
  4113. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  4114. data[21] = (card->qdio.no_out_queues > 2) ?
  4115. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  4116. data[22] = (card->qdio.no_out_queues > 3) ?
  4117. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  4118. data[23] = card->perf_stats.inbound_time;
  4119. data[24] = card->perf_stats.inbound_cnt;
  4120. data[25] = card->perf_stats.inbound_do_qdio_time;
  4121. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  4122. data[27] = card->perf_stats.outbound_handler_time;
  4123. data[28] = card->perf_stats.outbound_handler_cnt;
  4124. data[29] = card->perf_stats.outbound_time;
  4125. data[30] = card->perf_stats.outbound_cnt;
  4126. data[31] = card->perf_stats.outbound_do_qdio_time;
  4127. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  4128. data[33] = card->perf_stats.tx_csum;
  4129. data[34] = card->perf_stats.tx_lin;
  4130. }
  4131. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  4132. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  4133. {
  4134. switch (stringset) {
  4135. case ETH_SS_STATS:
  4136. memcpy(data, &qeth_ethtool_stats_keys,
  4137. sizeof(qeth_ethtool_stats_keys));
  4138. break;
  4139. default:
  4140. WARN_ON(1);
  4141. break;
  4142. }
  4143. }
  4144. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  4145. void qeth_core_get_drvinfo(struct net_device *dev,
  4146. struct ethtool_drvinfo *info)
  4147. {
  4148. struct qeth_card *card = dev->ml_priv;
  4149. if (card->options.layer2)
  4150. strcpy(info->driver, "qeth_l2");
  4151. else
  4152. strcpy(info->driver, "qeth_l3");
  4153. strcpy(info->version, "1.0");
  4154. strcpy(info->fw_version, card->info.mcl_level);
  4155. sprintf(info->bus_info, "%s/%s/%s",
  4156. CARD_RDEV_ID(card),
  4157. CARD_WDEV_ID(card),
  4158. CARD_DDEV_ID(card));
  4159. }
  4160. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  4161. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  4162. struct ethtool_cmd *ecmd)
  4163. {
  4164. struct qeth_card *card = netdev->ml_priv;
  4165. enum qeth_link_types link_type;
  4166. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  4167. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  4168. else
  4169. link_type = card->info.link_type;
  4170. ecmd->transceiver = XCVR_INTERNAL;
  4171. ecmd->supported = SUPPORTED_Autoneg;
  4172. ecmd->advertising = ADVERTISED_Autoneg;
  4173. ecmd->duplex = DUPLEX_FULL;
  4174. ecmd->autoneg = AUTONEG_ENABLE;
  4175. switch (link_type) {
  4176. case QETH_LINK_TYPE_FAST_ETH:
  4177. case QETH_LINK_TYPE_LANE_ETH100:
  4178. ecmd->supported |= SUPPORTED_10baseT_Half |
  4179. SUPPORTED_10baseT_Full |
  4180. SUPPORTED_100baseT_Half |
  4181. SUPPORTED_100baseT_Full |
  4182. SUPPORTED_TP;
  4183. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4184. ADVERTISED_10baseT_Full |
  4185. ADVERTISED_100baseT_Half |
  4186. ADVERTISED_100baseT_Full |
  4187. ADVERTISED_TP;
  4188. ecmd->speed = SPEED_100;
  4189. ecmd->port = PORT_TP;
  4190. break;
  4191. case QETH_LINK_TYPE_GBIT_ETH:
  4192. case QETH_LINK_TYPE_LANE_ETH1000:
  4193. ecmd->supported |= SUPPORTED_10baseT_Half |
  4194. SUPPORTED_10baseT_Full |
  4195. SUPPORTED_100baseT_Half |
  4196. SUPPORTED_100baseT_Full |
  4197. SUPPORTED_1000baseT_Half |
  4198. SUPPORTED_1000baseT_Full |
  4199. SUPPORTED_FIBRE;
  4200. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4201. ADVERTISED_10baseT_Full |
  4202. ADVERTISED_100baseT_Half |
  4203. ADVERTISED_100baseT_Full |
  4204. ADVERTISED_1000baseT_Half |
  4205. ADVERTISED_1000baseT_Full |
  4206. ADVERTISED_FIBRE;
  4207. ecmd->speed = SPEED_1000;
  4208. ecmd->port = PORT_FIBRE;
  4209. break;
  4210. case QETH_LINK_TYPE_10GBIT_ETH:
  4211. ecmd->supported |= SUPPORTED_10baseT_Half |
  4212. SUPPORTED_10baseT_Full |
  4213. SUPPORTED_100baseT_Half |
  4214. SUPPORTED_100baseT_Full |
  4215. SUPPORTED_1000baseT_Half |
  4216. SUPPORTED_1000baseT_Full |
  4217. SUPPORTED_10000baseT_Full |
  4218. SUPPORTED_FIBRE;
  4219. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4220. ADVERTISED_10baseT_Full |
  4221. ADVERTISED_100baseT_Half |
  4222. ADVERTISED_100baseT_Full |
  4223. ADVERTISED_1000baseT_Half |
  4224. ADVERTISED_1000baseT_Full |
  4225. ADVERTISED_10000baseT_Full |
  4226. ADVERTISED_FIBRE;
  4227. ecmd->speed = SPEED_10000;
  4228. ecmd->port = PORT_FIBRE;
  4229. break;
  4230. default:
  4231. ecmd->supported |= SUPPORTED_10baseT_Half |
  4232. SUPPORTED_10baseT_Full |
  4233. SUPPORTED_TP;
  4234. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4235. ADVERTISED_10baseT_Full |
  4236. ADVERTISED_TP;
  4237. ecmd->speed = SPEED_10;
  4238. ecmd->port = PORT_TP;
  4239. }
  4240. return 0;
  4241. }
  4242. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4243. static int __init qeth_core_init(void)
  4244. {
  4245. int rc;
  4246. pr_info("loading core functions\n");
  4247. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4248. rwlock_init(&qeth_core_card_list.rwlock);
  4249. rc = qeth_register_dbf_views();
  4250. if (rc)
  4251. goto out_err;
  4252. rc = ccw_driver_register(&qeth_ccw_driver);
  4253. if (rc)
  4254. goto ccw_err;
  4255. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4256. if (rc)
  4257. goto ccwgroup_err;
  4258. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4259. &driver_attr_group);
  4260. if (rc)
  4261. goto driver_err;
  4262. qeth_core_root_dev = root_device_register("qeth");
  4263. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4264. if (rc)
  4265. goto register_err;
  4266. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4267. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4268. if (!qeth_core_header_cache) {
  4269. rc = -ENOMEM;
  4270. goto slab_err;
  4271. }
  4272. return 0;
  4273. slab_err:
  4274. root_device_unregister(qeth_core_root_dev);
  4275. register_err:
  4276. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4277. &driver_attr_group);
  4278. driver_err:
  4279. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4280. ccwgroup_err:
  4281. ccw_driver_unregister(&qeth_ccw_driver);
  4282. ccw_err:
  4283. QETH_DBF_MESSAGE(2, "Initialization failed with code %d\n", rc);
  4284. qeth_unregister_dbf_views();
  4285. out_err:
  4286. pr_err("Initializing the qeth device driver failed\n");
  4287. return rc;
  4288. }
  4289. static void __exit qeth_core_exit(void)
  4290. {
  4291. root_device_unregister(qeth_core_root_dev);
  4292. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4293. &driver_attr_group);
  4294. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4295. ccw_driver_unregister(&qeth_ccw_driver);
  4296. kmem_cache_destroy(qeth_core_header_cache);
  4297. qeth_unregister_dbf_views();
  4298. pr_info("core functions removed\n");
  4299. }
  4300. module_init(qeth_core_init);
  4301. module_exit(qeth_core_exit);
  4302. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4303. MODULE_DESCRIPTION("qeth core functions");
  4304. MODULE_LICENSE("GPL");