sh_intc.h 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101
  1. #ifndef __SH_INTC_H
  2. #define __SH_INTC_H
  3. typedef unsigned char intc_enum;
  4. struct intc_vect {
  5. intc_enum enum_id;
  6. unsigned short vect;
  7. };
  8. #define INTC_VECT(enum_id, vect) { enum_id, vect }
  9. #define INTC_IRQ(enum_id, irq) INTC_VECT(enum_id, irq2evt(irq))
  10. struct intc_group {
  11. intc_enum enum_id;
  12. intc_enum enum_ids[32];
  13. };
  14. #define INTC_GROUP(enum_id, ids...) { enum_id, { ids } }
  15. struct intc_mask_reg {
  16. unsigned long set_reg, clr_reg, reg_width;
  17. intc_enum enum_ids[32];
  18. #ifdef CONFIG_SMP
  19. unsigned long smp;
  20. #endif
  21. };
  22. struct intc_prio_reg {
  23. unsigned long set_reg, clr_reg, reg_width, field_width;
  24. intc_enum enum_ids[16];
  25. #ifdef CONFIG_SMP
  26. unsigned long smp;
  27. #endif
  28. };
  29. struct intc_sense_reg {
  30. unsigned long reg, reg_width, field_width;
  31. intc_enum enum_ids[16];
  32. };
  33. #ifdef CONFIG_SMP
  34. #define INTC_SMP(stride, nr) .smp = (stride) | ((nr) << 8)
  35. #else
  36. #define INTC_SMP(stride, nr)
  37. #endif
  38. struct intc_hw_desc {
  39. struct intc_vect *vectors;
  40. unsigned int nr_vectors;
  41. struct intc_group *groups;
  42. unsigned int nr_groups;
  43. struct intc_mask_reg *mask_regs;
  44. unsigned int nr_mask_regs;
  45. struct intc_prio_reg *prio_regs;
  46. unsigned int nr_prio_regs;
  47. struct intc_sense_reg *sense_regs;
  48. unsigned int nr_sense_regs;
  49. struct intc_mask_reg *ack_regs;
  50. unsigned int nr_ack_regs;
  51. };
  52. #define _INTC_ARRAY(a) a, sizeof(a)/sizeof(*a)
  53. #define INTC_HW_DESC(vectors, groups, mask_regs, \
  54. prio_regs, sense_regs, ack_regs) \
  55. { \
  56. _INTC_ARRAY(vectors), _INTC_ARRAY(groups), \
  57. _INTC_ARRAY(mask_regs), _INTC_ARRAY(prio_regs), \
  58. _INTC_ARRAY(sense_regs), _INTC_ARRAY(ack_regs), \
  59. }
  60. struct intc_desc {
  61. char *name;
  62. intc_enum force_enable;
  63. intc_enum force_disable;
  64. struct intc_hw_desc hw;
  65. };
  66. #define DECLARE_INTC_DESC(symbol, chipname, vectors, groups, \
  67. mask_regs, prio_regs, sense_regs) \
  68. struct intc_desc symbol __initdata = { \
  69. .name = chipname, \
  70. .hw = INTC_HW_DESC(vectors, groups, mask_regs, \
  71. prio_regs, sense_regs, NULL), \
  72. }
  73. #define DECLARE_INTC_DESC_ACK(symbol, chipname, vectors, groups, \
  74. mask_regs, prio_regs, sense_regs, ack_regs) \
  75. struct intc_desc symbol __initdata = { \
  76. .name = chipname, \
  77. .hw = INTC_HW_DESC(vectors, groups, mask_regs, \
  78. prio_regs, sense_regs, ack_regs), \
  79. }
  80. int __init register_intc_controller(struct intc_desc *desc);
  81. int intc_set_priority(unsigned int irq, unsigned int prio);
  82. int reserve_irq_vector(unsigned int irq);
  83. void reserve_irq_legacy(void);
  84. #endif /* __SH_INTC_H */