iwl-agn.c 100 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. /**
  82. * iwl_commit_rxon - commit staging_rxon to hardware
  83. *
  84. * The RXON command in staging_rxon is committed to the hardware and
  85. * the active_rxon structure is updated with the new data. This
  86. * function correctly transitions out of the RXON_ASSOC_MSK state if
  87. * a HW tune is required based on the RXON structure changes.
  88. */
  89. static int iwl_commit_rxon(struct iwl_priv *priv)
  90. {
  91. /* cast away the const for active_rxon in this function */
  92. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  93. int ret;
  94. bool new_assoc =
  95. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  96. if (!iwl_is_alive(priv))
  97. return -EBUSY;
  98. /* always get timestamp with Rx frame */
  99. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  100. /* allow CTS-to-self if possible. this is relevant only for
  101. * 5000, but will not damage 4965 */
  102. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  103. ret = iwl_check_rxon_cmd(priv);
  104. if (ret) {
  105. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  106. return -EINVAL;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. return 0;
  119. }
  120. /* station table will be cleared */
  121. priv->assoc_station_added = 0;
  122. /* If we are currently associated and the new config requires
  123. * an RXON_ASSOC and the new config wants the associated mask enabled,
  124. * we must clear the associated from the active configuration
  125. * before we apply the new config */
  126. if (iwl_is_associated(priv) && new_assoc) {
  127. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  128. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  129. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  130. sizeof(struct iwl_rxon_cmd),
  131. &priv->active_rxon);
  132. /* If the mask clearing failed then we set
  133. * active_rxon back to what it was previously */
  134. if (ret) {
  135. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  136. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  137. return ret;
  138. }
  139. }
  140. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  141. "* with%s RXON_FILTER_ASSOC_MSK\n"
  142. "* channel = %d\n"
  143. "* bssid = %pM\n",
  144. (new_assoc ? "" : "out"),
  145. le16_to_cpu(priv->staging_rxon.channel),
  146. priv->staging_rxon.bssid_addr);
  147. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  148. /* Apply the new configuration
  149. * RXON unassoc clears the station table in uCode, send it before
  150. * we add the bcast station. If assoc bit is set, we will send RXON
  151. * after having added the bcast and bssid station.
  152. */
  153. if (!new_assoc) {
  154. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  155. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  156. if (ret) {
  157. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  158. return ret;
  159. }
  160. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  161. }
  162. iwl_clear_stations_table(priv);
  163. if (!priv->error_recovering)
  164. priv->start_calib = 0;
  165. /* Add the broadcast address so we can send broadcast frames */
  166. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  167. IWL_INVALID_STATION) {
  168. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  169. return -EIO;
  170. }
  171. /* If we have set the ASSOC_MSK and we are in BSS mode then
  172. * add the IWL_AP_ID to the station rate table */
  173. if (new_assoc) {
  174. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  175. ret = iwl_rxon_add_station(priv,
  176. priv->active_rxon.bssid_addr, 1);
  177. if (ret == IWL_INVALID_STATION) {
  178. IWL_ERR(priv,
  179. "Error adding AP address for TX.\n");
  180. return -EIO;
  181. }
  182. priv->assoc_station_added = 1;
  183. if (priv->default_wep_key &&
  184. iwl_send_static_wepkey_cmd(priv, 0))
  185. IWL_ERR(priv,
  186. "Could not send WEP static key.\n");
  187. }
  188. /* Apply the new configuration
  189. * RXON assoc doesn't clear the station table in uCode,
  190. */
  191. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  192. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  193. if (ret) {
  194. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  195. return ret;
  196. }
  197. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  198. }
  199. iwl_init_sensitivity(priv);
  200. /* If we issue a new RXON command which required a tune then we must
  201. * send a new TXPOWER command or we won't be able to Tx any frames */
  202. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  203. if (ret) {
  204. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  205. return ret;
  206. }
  207. return 0;
  208. }
  209. void iwl_update_chain_flags(struct iwl_priv *priv)
  210. {
  211. iwl_set_rxon_chain(priv);
  212. iwl_commit_rxon(priv);
  213. }
  214. static void iwl_clear_free_frames(struct iwl_priv *priv)
  215. {
  216. struct list_head *element;
  217. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  218. priv->frames_count);
  219. while (!list_empty(&priv->free_frames)) {
  220. element = priv->free_frames.next;
  221. list_del(element);
  222. kfree(list_entry(element, struct iwl_frame, list));
  223. priv->frames_count--;
  224. }
  225. if (priv->frames_count) {
  226. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  227. priv->frames_count);
  228. priv->frames_count = 0;
  229. }
  230. }
  231. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  232. {
  233. struct iwl_frame *frame;
  234. struct list_head *element;
  235. if (list_empty(&priv->free_frames)) {
  236. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  237. if (!frame) {
  238. IWL_ERR(priv, "Could not allocate frame!\n");
  239. return NULL;
  240. }
  241. priv->frames_count++;
  242. return frame;
  243. }
  244. element = priv->free_frames.next;
  245. list_del(element);
  246. return list_entry(element, struct iwl_frame, list);
  247. }
  248. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  249. {
  250. memset(frame, 0, sizeof(*frame));
  251. list_add(&frame->list, &priv->free_frames);
  252. }
  253. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  254. struct ieee80211_hdr *hdr,
  255. int left)
  256. {
  257. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  258. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  259. (priv->iw_mode != NL80211_IFTYPE_AP)))
  260. return 0;
  261. if (priv->ibss_beacon->len > left)
  262. return 0;
  263. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  264. return priv->ibss_beacon->len;
  265. }
  266. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  267. struct iwl_frame *frame, u8 rate)
  268. {
  269. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  270. unsigned int frame_size;
  271. tx_beacon_cmd = &frame->u.beacon;
  272. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  273. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  274. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  275. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  276. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  277. BUG_ON(frame_size > MAX_MPDU_SIZE);
  278. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  279. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  280. tx_beacon_cmd->tx.rate_n_flags =
  281. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  282. else
  283. tx_beacon_cmd->tx.rate_n_flags =
  284. iwl_hw_set_rate_n_flags(rate, 0);
  285. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  286. TX_CMD_FLG_TSF_MSK |
  287. TX_CMD_FLG_STA_RATE_MSK;
  288. return sizeof(*tx_beacon_cmd) + frame_size;
  289. }
  290. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  291. {
  292. struct iwl_frame *frame;
  293. unsigned int frame_size;
  294. int rc;
  295. u8 rate;
  296. frame = iwl_get_free_frame(priv);
  297. if (!frame) {
  298. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  299. "command.\n");
  300. return -ENOMEM;
  301. }
  302. rate = iwl_rate_get_lowest_plcp(priv);
  303. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  304. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  305. &frame->u.cmd[0]);
  306. iwl_free_frame(priv, frame);
  307. return rc;
  308. }
  309. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  310. {
  311. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  312. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  313. if (sizeof(dma_addr_t) > sizeof(u32))
  314. addr |=
  315. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  316. return addr;
  317. }
  318. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  319. {
  320. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  321. return le16_to_cpu(tb->hi_n_len) >> 4;
  322. }
  323. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  324. dma_addr_t addr, u16 len)
  325. {
  326. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  327. u16 hi_n_len = len << 4;
  328. put_unaligned_le32(addr, &tb->lo);
  329. if (sizeof(dma_addr_t) > sizeof(u32))
  330. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  331. tb->hi_n_len = cpu_to_le16(hi_n_len);
  332. tfd->num_tbs = idx + 1;
  333. }
  334. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  335. {
  336. return tfd->num_tbs & 0x1f;
  337. }
  338. /**
  339. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  340. * @priv - driver private data
  341. * @txq - tx queue
  342. *
  343. * Does NOT advance any TFD circular buffer read/write indexes
  344. * Does NOT free the TFD itself (which is within circular buffer)
  345. */
  346. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  347. {
  348. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  349. struct iwl_tfd *tfd;
  350. struct pci_dev *dev = priv->pci_dev;
  351. int index = txq->q.read_ptr;
  352. int i;
  353. int num_tbs;
  354. tfd = &tfd_tmp[index];
  355. /* Sanity check on number of chunks */
  356. num_tbs = iwl_tfd_get_num_tbs(tfd);
  357. if (num_tbs >= IWL_NUM_OF_TBS) {
  358. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  359. /* @todo issue fatal error, it is quite serious situation */
  360. return;
  361. }
  362. /* Unmap tx_cmd */
  363. if (num_tbs)
  364. pci_unmap_single(dev,
  365. pci_unmap_addr(&txq->cmd[index]->meta, mapping),
  366. pci_unmap_len(&txq->cmd[index]->meta, len),
  367. PCI_DMA_BIDIRECTIONAL);
  368. /* Unmap chunks, if any. */
  369. for (i = 1; i < num_tbs; i++) {
  370. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  371. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  372. if (txq->txb) {
  373. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  374. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  375. }
  376. }
  377. }
  378. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  379. struct iwl_tx_queue *txq,
  380. dma_addr_t addr, u16 len,
  381. u8 reset, u8 pad)
  382. {
  383. struct iwl_queue *q;
  384. struct iwl_tfd *tfd, *tfd_tmp;
  385. u32 num_tbs;
  386. q = &txq->q;
  387. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  388. tfd = &tfd_tmp[q->write_ptr];
  389. if (reset)
  390. memset(tfd, 0, sizeof(*tfd));
  391. num_tbs = iwl_tfd_get_num_tbs(tfd);
  392. /* Each TFD can point to a maximum 20 Tx buffers */
  393. if (num_tbs >= IWL_NUM_OF_TBS) {
  394. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  395. IWL_NUM_OF_TBS);
  396. return -EINVAL;
  397. }
  398. BUG_ON(addr & ~DMA_BIT_MASK(36));
  399. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  400. IWL_ERR(priv, "Unaligned address = %llx\n",
  401. (unsigned long long)addr);
  402. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  403. return 0;
  404. }
  405. /*
  406. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  407. * given Tx queue, and enable the DMA channel used for that queue.
  408. *
  409. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  410. * channels supported in hardware.
  411. */
  412. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  413. struct iwl_tx_queue *txq)
  414. {
  415. int ret;
  416. unsigned long flags;
  417. int txq_id = txq->q.id;
  418. spin_lock_irqsave(&priv->lock, flags);
  419. ret = iwl_grab_nic_access(priv);
  420. if (ret) {
  421. spin_unlock_irqrestore(&priv->lock, flags);
  422. return ret;
  423. }
  424. /* Circular buffer (TFD queue in DRAM) physical base address */
  425. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  426. txq->q.dma_addr >> 8);
  427. iwl_release_nic_access(priv);
  428. spin_unlock_irqrestore(&priv->lock, flags);
  429. return 0;
  430. }
  431. /******************************************************************************
  432. *
  433. * Misc. internal state and helper functions
  434. *
  435. ******************************************************************************/
  436. static void iwl_ht_conf(struct iwl_priv *priv,
  437. struct ieee80211_bss_conf *bss_conf)
  438. {
  439. struct ieee80211_sta_ht_cap *ht_conf;
  440. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  441. struct ieee80211_sta *sta;
  442. IWL_DEBUG_MAC80211(priv, "enter: \n");
  443. if (!iwl_conf->is_ht)
  444. return;
  445. /*
  446. * It is totally wrong to base global information on something
  447. * that is valid only when associated, alas, this driver works
  448. * that way and I don't know how to fix it.
  449. */
  450. rcu_read_lock();
  451. sta = ieee80211_find_sta(priv->hw, priv->bssid);
  452. if (!sta) {
  453. rcu_read_unlock();
  454. return;
  455. }
  456. ht_conf = &sta->ht_cap;
  457. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  458. iwl_conf->sgf |= HT_SHORT_GI_20MHZ;
  459. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  460. iwl_conf->sgf |= HT_SHORT_GI_40MHZ;
  461. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  462. iwl_conf->max_amsdu_size =
  463. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  464. iwl_conf->supported_chan_width =
  465. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40);
  466. /*
  467. * XXX: The HT configuration needs to be moved into iwl_mac_config()
  468. * to be done there correctly.
  469. */
  470. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_NONE;
  471. if (conf_is_ht40_minus(&priv->hw->conf))
  472. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  473. else if (conf_is_ht40_plus(&priv->hw->conf))
  474. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  475. /* If no above or below channel supplied disable FAT channel */
  476. if (iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_ABOVE &&
  477. iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  478. iwl_conf->supported_chan_width = 0;
  479. iwl_conf->sm_ps = (u8)((ht_conf->cap & IEEE80211_HT_CAP_SM_PS) >> 2);
  480. memcpy(&iwl_conf->mcs, &ht_conf->mcs, 16);
  481. iwl_conf->tx_chan_width = iwl_conf->supported_chan_width != 0;
  482. iwl_conf->ht_protection =
  483. bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  484. iwl_conf->non_GF_STA_present =
  485. !!(bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  486. rcu_read_unlock();
  487. IWL_DEBUG_MAC80211(priv, "leave\n");
  488. }
  489. #define MAX_UCODE_BEACON_INTERVAL 4096
  490. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  491. {
  492. u16 new_val = 0;
  493. u16 beacon_factor = 0;
  494. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  495. / MAX_UCODE_BEACON_INTERVAL;
  496. new_val = beacon_val / beacon_factor;
  497. if (!new_val)
  498. new_val = MAX_UCODE_BEACON_INTERVAL;
  499. return new_val;
  500. }
  501. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  502. {
  503. u64 tsf;
  504. s32 interval_tm, rem;
  505. unsigned long flags;
  506. struct ieee80211_conf *conf = NULL;
  507. u16 beacon_int = 0;
  508. conf = ieee80211_get_hw_conf(priv->hw);
  509. spin_lock_irqsave(&priv->lock, flags);
  510. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  511. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  512. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  513. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  514. priv->rxon_timing.atim_window = 0;
  515. } else {
  516. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  517. /* TODO: we need to get atim_window from upper stack
  518. * for now we set to 0 */
  519. priv->rxon_timing.atim_window = 0;
  520. }
  521. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  522. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  523. interval_tm = beacon_int * 1024;
  524. rem = do_div(tsf, interval_tm);
  525. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  526. spin_unlock_irqrestore(&priv->lock, flags);
  527. IWL_DEBUG_ASSOC(priv, "beacon interval %d beacon timer %d beacon tim %d\n",
  528. le16_to_cpu(priv->rxon_timing.beacon_interval),
  529. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  530. le16_to_cpu(priv->rxon_timing.atim_window));
  531. }
  532. static int iwl_set_mode(struct iwl_priv *priv, int mode)
  533. {
  534. iwl_connection_init_rx_config(priv, mode);
  535. iwl_set_rxon_chain(priv);
  536. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  537. iwl_clear_stations_table(priv);
  538. /* dont commit rxon if rf-kill is on*/
  539. if (!iwl_is_ready_rf(priv))
  540. return -EAGAIN;
  541. cancel_delayed_work(&priv->scan_check);
  542. if (iwl_scan_cancel_timeout(priv, 100)) {
  543. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  544. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  545. return -EAGAIN;
  546. }
  547. iwl_commit_rxon(priv);
  548. return 0;
  549. }
  550. /******************************************************************************
  551. *
  552. * Generic RX handler implementations
  553. *
  554. ******************************************************************************/
  555. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  556. struct iwl_rx_mem_buffer *rxb)
  557. {
  558. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  559. struct iwl_alive_resp *palive;
  560. struct delayed_work *pwork;
  561. palive = &pkt->u.alive_frame;
  562. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  563. "0x%01X 0x%01X\n",
  564. palive->is_valid, palive->ver_type,
  565. palive->ver_subtype);
  566. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  567. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  568. memcpy(&priv->card_alive_init,
  569. &pkt->u.alive_frame,
  570. sizeof(struct iwl_init_alive_resp));
  571. pwork = &priv->init_alive_start;
  572. } else {
  573. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  574. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  575. sizeof(struct iwl_alive_resp));
  576. pwork = &priv->alive_start;
  577. }
  578. /* We delay the ALIVE response by 5ms to
  579. * give the HW RF Kill time to activate... */
  580. if (palive->is_valid == UCODE_VALID_OK)
  581. queue_delayed_work(priv->workqueue, pwork,
  582. msecs_to_jiffies(5));
  583. else
  584. IWL_WARN(priv, "uCode did not respond OK.\n");
  585. }
  586. static void iwl_bg_beacon_update(struct work_struct *work)
  587. {
  588. struct iwl_priv *priv =
  589. container_of(work, struct iwl_priv, beacon_update);
  590. struct sk_buff *beacon;
  591. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  592. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  593. if (!beacon) {
  594. IWL_ERR(priv, "update beacon failed\n");
  595. return;
  596. }
  597. mutex_lock(&priv->mutex);
  598. /* new beacon skb is allocated every time; dispose previous.*/
  599. if (priv->ibss_beacon)
  600. dev_kfree_skb(priv->ibss_beacon);
  601. priv->ibss_beacon = beacon;
  602. mutex_unlock(&priv->mutex);
  603. iwl_send_beacon_cmd(priv);
  604. }
  605. /**
  606. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  607. *
  608. * This callback is provided in order to send a statistics request.
  609. *
  610. * This timer function is continually reset to execute within
  611. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  612. * was received. We need to ensure we receive the statistics in order
  613. * to update the temperature used for calibrating the TXPOWER.
  614. */
  615. static void iwl_bg_statistics_periodic(unsigned long data)
  616. {
  617. struct iwl_priv *priv = (struct iwl_priv *)data;
  618. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  619. return;
  620. /* dont send host command if rf-kill is on */
  621. if (!iwl_is_ready_rf(priv))
  622. return;
  623. iwl_send_statistics_request(priv, CMD_ASYNC);
  624. }
  625. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  626. struct iwl_rx_mem_buffer *rxb)
  627. {
  628. #ifdef CONFIG_IWLWIFI_DEBUG
  629. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  630. struct iwl4965_beacon_notif *beacon =
  631. (struct iwl4965_beacon_notif *)pkt->u.raw;
  632. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  633. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  634. "tsf %d %d rate %d\n",
  635. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  636. beacon->beacon_notify_hdr.failure_frame,
  637. le32_to_cpu(beacon->ibss_mgr_status),
  638. le32_to_cpu(beacon->high_tsf),
  639. le32_to_cpu(beacon->low_tsf), rate);
  640. #endif
  641. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  642. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  643. queue_work(priv->workqueue, &priv->beacon_update);
  644. }
  645. /* Handle notification from uCode that card's power state is changing
  646. * due to software, hardware, or critical temperature RFKILL */
  647. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  648. struct iwl_rx_mem_buffer *rxb)
  649. {
  650. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  651. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  652. unsigned long status = priv->status;
  653. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  654. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  655. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  656. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  657. RF_CARD_DISABLED)) {
  658. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  659. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  660. if (!iwl_grab_nic_access(priv)) {
  661. iwl_write_direct32(
  662. priv, HBUS_TARG_MBX_C,
  663. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  664. iwl_release_nic_access(priv);
  665. }
  666. if (!(flags & RXON_CARD_DISABLED)) {
  667. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  668. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  669. if (!iwl_grab_nic_access(priv)) {
  670. iwl_write_direct32(
  671. priv, HBUS_TARG_MBX_C,
  672. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  673. iwl_release_nic_access(priv);
  674. }
  675. }
  676. if (flags & RF_CARD_DISABLED) {
  677. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  678. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  679. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  680. if (!iwl_grab_nic_access(priv))
  681. iwl_release_nic_access(priv);
  682. }
  683. }
  684. if (flags & HW_CARD_DISABLED)
  685. set_bit(STATUS_RF_KILL_HW, &priv->status);
  686. else
  687. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  688. if (flags & SW_CARD_DISABLED)
  689. set_bit(STATUS_RF_KILL_SW, &priv->status);
  690. else
  691. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  692. if (!(flags & RXON_CARD_DISABLED))
  693. iwl_scan_cancel(priv);
  694. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  695. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  696. (test_bit(STATUS_RF_KILL_SW, &status) !=
  697. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  698. queue_work(priv->workqueue, &priv->rf_kill);
  699. else
  700. wake_up_interruptible(&priv->wait_command_queue);
  701. }
  702. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  703. {
  704. int ret;
  705. unsigned long flags;
  706. spin_lock_irqsave(&priv->lock, flags);
  707. ret = iwl_grab_nic_access(priv);
  708. if (ret)
  709. goto err;
  710. if (src == IWL_PWR_SRC_VAUX) {
  711. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  712. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  713. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  714. ~APMG_PS_CTRL_MSK_PWR_SRC);
  715. } else {
  716. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  717. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  718. ~APMG_PS_CTRL_MSK_PWR_SRC);
  719. }
  720. iwl_release_nic_access(priv);
  721. err:
  722. spin_unlock_irqrestore(&priv->lock, flags);
  723. return ret;
  724. }
  725. /**
  726. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  727. *
  728. * Setup the RX handlers for each of the reply types sent from the uCode
  729. * to the host.
  730. *
  731. * This function chains into the hardware specific files for them to setup
  732. * any hardware specific handlers as well.
  733. */
  734. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  735. {
  736. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  737. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  738. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  739. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  740. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  741. iwl_rx_pm_debug_statistics_notif;
  742. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  743. /*
  744. * The same handler is used for both the REPLY to a discrete
  745. * statistics request from the host as well as for the periodic
  746. * statistics notifications (after received beacons) from the uCode.
  747. */
  748. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  749. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  750. iwl_setup_spectrum_handlers(priv);
  751. iwl_setup_rx_scan_handlers(priv);
  752. /* status change handler */
  753. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  754. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  755. iwl_rx_missed_beacon_notif;
  756. /* Rx handlers */
  757. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  758. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  759. /* block ack */
  760. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  761. /* Set up hardware specific Rx handlers */
  762. priv->cfg->ops->lib->rx_handler_setup(priv);
  763. }
  764. /**
  765. * iwl_rx_handle - Main entry function for receiving responses from uCode
  766. *
  767. * Uses the priv->rx_handlers callback function array to invoke
  768. * the appropriate handlers, including command responses,
  769. * frame-received notifications, and other notifications.
  770. */
  771. void iwl_rx_handle(struct iwl_priv *priv)
  772. {
  773. struct iwl_rx_mem_buffer *rxb;
  774. struct iwl_rx_packet *pkt;
  775. struct iwl_rx_queue *rxq = &priv->rxq;
  776. u32 r, i;
  777. int reclaim;
  778. unsigned long flags;
  779. u8 fill_rx = 0;
  780. u32 count = 8;
  781. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  782. * buffer that the driver may process (last buffer filled by ucode). */
  783. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  784. i = rxq->read;
  785. /* Rx interrupt, but nothing sent from uCode */
  786. if (i == r)
  787. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  788. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  789. fill_rx = 1;
  790. while (i != r) {
  791. rxb = rxq->queue[i];
  792. /* If an RXB doesn't have a Rx queue slot associated with it,
  793. * then a bug has been introduced in the queue refilling
  794. * routines -- catch it here */
  795. BUG_ON(rxb == NULL);
  796. rxq->queue[i] = NULL;
  797. dma_sync_single_range_for_cpu(
  798. &priv->pci_dev->dev, rxb->real_dma_addr,
  799. rxb->aligned_dma_addr - rxb->real_dma_addr,
  800. priv->hw_params.rx_buf_size,
  801. PCI_DMA_FROMDEVICE);
  802. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  803. /* Reclaim a command buffer only if this packet is a response
  804. * to a (driver-originated) command.
  805. * If the packet (e.g. Rx frame) originated from uCode,
  806. * there is no command buffer to reclaim.
  807. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  808. * but apparently a few don't get set; catch them here. */
  809. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  810. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  811. (pkt->hdr.cmd != REPLY_RX) &&
  812. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  813. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  814. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  815. (pkt->hdr.cmd != REPLY_TX);
  816. /* Based on type of command response or notification,
  817. * handle those that need handling via function in
  818. * rx_handlers table. See iwl_setup_rx_handlers() */
  819. if (priv->rx_handlers[pkt->hdr.cmd]) {
  820. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  821. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  822. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  823. } else {
  824. /* No handling needed */
  825. IWL_DEBUG_RX(priv,
  826. "r %d i %d No handler needed for %s, 0x%02x\n",
  827. r, i, get_cmd_string(pkt->hdr.cmd),
  828. pkt->hdr.cmd);
  829. }
  830. if (reclaim) {
  831. /* Invoke any callbacks, transfer the skb to caller, and
  832. * fire off the (possibly) blocking iwl_send_cmd()
  833. * as we reclaim the driver command queue */
  834. if (rxb && rxb->skb)
  835. iwl_tx_cmd_complete(priv, rxb);
  836. else
  837. IWL_WARN(priv, "Claim null rxb?\n");
  838. }
  839. /* For now we just don't re-use anything. We can tweak this
  840. * later to try and re-use notification packets and SKBs that
  841. * fail to Rx correctly */
  842. if (rxb->skb != NULL) {
  843. priv->alloc_rxb_skb--;
  844. dev_kfree_skb_any(rxb->skb);
  845. rxb->skb = NULL;
  846. }
  847. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  848. priv->hw_params.rx_buf_size + 256,
  849. PCI_DMA_FROMDEVICE);
  850. spin_lock_irqsave(&rxq->lock, flags);
  851. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  852. spin_unlock_irqrestore(&rxq->lock, flags);
  853. i = (i + 1) & RX_QUEUE_MASK;
  854. /* If there are a lot of unused frames,
  855. * restock the Rx queue so ucode wont assert. */
  856. if (fill_rx) {
  857. count++;
  858. if (count >= 8) {
  859. priv->rxq.read = i;
  860. iwl_rx_queue_restock(priv);
  861. count = 0;
  862. }
  863. }
  864. }
  865. /* Backtrack one entry */
  866. priv->rxq.read = i;
  867. iwl_rx_queue_restock(priv);
  868. }
  869. /* call this function to flush any scheduled tasklet */
  870. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  871. {
  872. /* wait to make sure we flush pending tasklet*/
  873. synchronize_irq(priv->pci_dev->irq);
  874. tasklet_kill(&priv->irq_tasklet);
  875. }
  876. static void iwl_error_recovery(struct iwl_priv *priv)
  877. {
  878. unsigned long flags;
  879. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  880. sizeof(priv->staging_rxon));
  881. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  882. iwl_commit_rxon(priv);
  883. iwl_rxon_add_station(priv, priv->bssid, 1);
  884. spin_lock_irqsave(&priv->lock, flags);
  885. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  886. priv->error_recovering = 0;
  887. spin_unlock_irqrestore(&priv->lock, flags);
  888. }
  889. static void iwl_irq_tasklet(struct iwl_priv *priv)
  890. {
  891. u32 inta, handled = 0;
  892. u32 inta_fh;
  893. unsigned long flags;
  894. #ifdef CONFIG_IWLWIFI_DEBUG
  895. u32 inta_mask;
  896. #endif
  897. spin_lock_irqsave(&priv->lock, flags);
  898. /* Ack/clear/reset pending uCode interrupts.
  899. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  900. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  901. inta = iwl_read32(priv, CSR_INT);
  902. iwl_write32(priv, CSR_INT, inta);
  903. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  904. * Any new interrupts that happen after this, either while we're
  905. * in this tasklet, or later, will show up in next ISR/tasklet. */
  906. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  907. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  908. #ifdef CONFIG_IWLWIFI_DEBUG
  909. if (priv->debug_level & IWL_DL_ISR) {
  910. /* just for debug */
  911. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  912. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  913. inta, inta_mask, inta_fh);
  914. }
  915. #endif
  916. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  917. * atomic, make sure that inta covers all the interrupts that
  918. * we've discovered, even if FH interrupt came in just after
  919. * reading CSR_INT. */
  920. if (inta_fh & CSR49_FH_INT_RX_MASK)
  921. inta |= CSR_INT_BIT_FH_RX;
  922. if (inta_fh & CSR49_FH_INT_TX_MASK)
  923. inta |= CSR_INT_BIT_FH_TX;
  924. /* Now service all interrupt bits discovered above. */
  925. if (inta & CSR_INT_BIT_HW_ERR) {
  926. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  927. /* Tell the device to stop sending interrupts */
  928. iwl_disable_interrupts(priv);
  929. iwl_irq_handle_error(priv);
  930. handled |= CSR_INT_BIT_HW_ERR;
  931. spin_unlock_irqrestore(&priv->lock, flags);
  932. return;
  933. }
  934. #ifdef CONFIG_IWLWIFI_DEBUG
  935. if (priv->debug_level & (IWL_DL_ISR)) {
  936. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  937. if (inta & CSR_INT_BIT_SCD)
  938. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  939. "the frame/frames.\n");
  940. /* Alive notification via Rx interrupt will do the real work */
  941. if (inta & CSR_INT_BIT_ALIVE)
  942. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  943. }
  944. #endif
  945. /* Safely ignore these bits for debug checks below */
  946. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  947. /* HW RF KILL switch toggled */
  948. if (inta & CSR_INT_BIT_RF_KILL) {
  949. int hw_rf_kill = 0;
  950. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  951. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  952. hw_rf_kill = 1;
  953. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  954. hw_rf_kill ? "disable radio" : "enable radio");
  955. /* driver only loads ucode once setting the interface up.
  956. * the driver allows loading the ucode even if the radio
  957. * is killed. Hence update the killswitch state here. The
  958. * rfkill handler will care about restarting if needed.
  959. */
  960. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  961. if (hw_rf_kill)
  962. set_bit(STATUS_RF_KILL_HW, &priv->status);
  963. else
  964. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  965. queue_work(priv->workqueue, &priv->rf_kill);
  966. }
  967. handled |= CSR_INT_BIT_RF_KILL;
  968. }
  969. /* Chip got too hot and stopped itself */
  970. if (inta & CSR_INT_BIT_CT_KILL) {
  971. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  972. handled |= CSR_INT_BIT_CT_KILL;
  973. }
  974. /* Error detected by uCode */
  975. if (inta & CSR_INT_BIT_SW_ERR) {
  976. IWL_ERR(priv, "Microcode SW error detected. "
  977. " Restarting 0x%X.\n", inta);
  978. iwl_irq_handle_error(priv);
  979. handled |= CSR_INT_BIT_SW_ERR;
  980. }
  981. /* uCode wakes up after power-down sleep */
  982. if (inta & CSR_INT_BIT_WAKEUP) {
  983. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  984. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  985. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  986. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  987. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  988. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  989. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  990. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  991. handled |= CSR_INT_BIT_WAKEUP;
  992. }
  993. /* All uCode command responses, including Tx command responses,
  994. * Rx "responses" (frame-received notification), and other
  995. * notifications from uCode come through here*/
  996. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  997. iwl_rx_handle(priv);
  998. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  999. }
  1000. if (inta & CSR_INT_BIT_FH_TX) {
  1001. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1002. handled |= CSR_INT_BIT_FH_TX;
  1003. /* FH finished to write, send event */
  1004. priv->ucode_write_complete = 1;
  1005. wake_up_interruptible(&priv->wait_command_queue);
  1006. }
  1007. if (inta & ~handled)
  1008. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1009. if (inta & ~CSR_INI_SET_MASK) {
  1010. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1011. inta & ~CSR_INI_SET_MASK);
  1012. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1013. }
  1014. /* Re-enable all interrupts */
  1015. /* only Re-enable if diabled by irq */
  1016. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1017. iwl_enable_interrupts(priv);
  1018. #ifdef CONFIG_IWLWIFI_DEBUG
  1019. if (priv->debug_level & (IWL_DL_ISR)) {
  1020. inta = iwl_read32(priv, CSR_INT);
  1021. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1022. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1023. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1024. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1025. }
  1026. #endif
  1027. spin_unlock_irqrestore(&priv->lock, flags);
  1028. }
  1029. /******************************************************************************
  1030. *
  1031. * uCode download functions
  1032. *
  1033. ******************************************************************************/
  1034. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1035. {
  1036. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1037. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1038. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1039. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1040. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1041. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1042. }
  1043. static void iwl_nic_start(struct iwl_priv *priv)
  1044. {
  1045. /* Remove all resets to allow NIC to operate */
  1046. iwl_write32(priv, CSR_RESET, 0);
  1047. }
  1048. /**
  1049. * iwl_read_ucode - Read uCode images from disk file.
  1050. *
  1051. * Copy into buffers for card to fetch via bus-mastering
  1052. */
  1053. static int iwl_read_ucode(struct iwl_priv *priv)
  1054. {
  1055. struct iwl_ucode *ucode;
  1056. int ret = -EINVAL, index;
  1057. const struct firmware *ucode_raw;
  1058. const char *name_pre = priv->cfg->fw_name_pre;
  1059. const unsigned int api_max = priv->cfg->ucode_api_max;
  1060. const unsigned int api_min = priv->cfg->ucode_api_min;
  1061. char buf[25];
  1062. u8 *src;
  1063. size_t len;
  1064. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1065. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1066. * request_firmware() is synchronous, file is in memory on return. */
  1067. for (index = api_max; index >= api_min; index--) {
  1068. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  1069. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1070. if (ret < 0) {
  1071. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1072. buf, ret);
  1073. if (ret == -ENOENT)
  1074. continue;
  1075. else
  1076. goto error;
  1077. } else {
  1078. if (index < api_max)
  1079. IWL_ERR(priv, "Loaded firmware %s, "
  1080. "which is deprecated. "
  1081. "Please use API v%u instead.\n",
  1082. buf, api_max);
  1083. IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
  1084. buf, ucode_raw->size);
  1085. break;
  1086. }
  1087. }
  1088. if (ret < 0)
  1089. goto error;
  1090. /* Make sure that we got at least our header! */
  1091. if (ucode_raw->size < sizeof(*ucode)) {
  1092. IWL_ERR(priv, "File size way too small!\n");
  1093. ret = -EINVAL;
  1094. goto err_release;
  1095. }
  1096. /* Data from ucode file: header followed by uCode images */
  1097. ucode = (void *)ucode_raw->data;
  1098. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1099. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1100. inst_size = le32_to_cpu(ucode->inst_size);
  1101. data_size = le32_to_cpu(ucode->data_size);
  1102. init_size = le32_to_cpu(ucode->init_size);
  1103. init_data_size = le32_to_cpu(ucode->init_data_size);
  1104. boot_size = le32_to_cpu(ucode->boot_size);
  1105. /* api_ver should match the api version forming part of the
  1106. * firmware filename ... but we don't check for that and only rely
  1107. * on the API version read from firware header from here on forward */
  1108. if (api_ver < api_min || api_ver > api_max) {
  1109. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1110. "Driver supports v%u, firmware is v%u.\n",
  1111. api_max, api_ver);
  1112. priv->ucode_ver = 0;
  1113. ret = -EINVAL;
  1114. goto err_release;
  1115. }
  1116. if (api_ver != api_max)
  1117. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1118. "got v%u. New firmware can be obtained "
  1119. "from http://www.intellinuxwireless.org.\n",
  1120. api_max, api_ver);
  1121. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1122. IWL_UCODE_MAJOR(priv->ucode_ver),
  1123. IWL_UCODE_MINOR(priv->ucode_ver),
  1124. IWL_UCODE_API(priv->ucode_ver),
  1125. IWL_UCODE_SERIAL(priv->ucode_ver));
  1126. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1127. priv->ucode_ver);
  1128. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1129. inst_size);
  1130. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1131. data_size);
  1132. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1133. init_size);
  1134. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1135. init_data_size);
  1136. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1137. boot_size);
  1138. /* Verify size of file vs. image size info in file's header */
  1139. if (ucode_raw->size < sizeof(*ucode) +
  1140. inst_size + data_size + init_size +
  1141. init_data_size + boot_size) {
  1142. IWL_DEBUG_INFO(priv, "uCode file size %d too small\n",
  1143. (int)ucode_raw->size);
  1144. ret = -EINVAL;
  1145. goto err_release;
  1146. }
  1147. /* Verify that uCode images will fit in card's SRAM */
  1148. if (inst_size > priv->hw_params.max_inst_size) {
  1149. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1150. inst_size);
  1151. ret = -EINVAL;
  1152. goto err_release;
  1153. }
  1154. if (data_size > priv->hw_params.max_data_size) {
  1155. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1156. data_size);
  1157. ret = -EINVAL;
  1158. goto err_release;
  1159. }
  1160. if (init_size > priv->hw_params.max_inst_size) {
  1161. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1162. init_size);
  1163. ret = -EINVAL;
  1164. goto err_release;
  1165. }
  1166. if (init_data_size > priv->hw_params.max_data_size) {
  1167. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1168. init_data_size);
  1169. ret = -EINVAL;
  1170. goto err_release;
  1171. }
  1172. if (boot_size > priv->hw_params.max_bsm_size) {
  1173. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1174. boot_size);
  1175. ret = -EINVAL;
  1176. goto err_release;
  1177. }
  1178. /* Allocate ucode buffers for card's bus-master loading ... */
  1179. /* Runtime instructions and 2 copies of data:
  1180. * 1) unmodified from disk
  1181. * 2) backup cache for save/restore during power-downs */
  1182. priv->ucode_code.len = inst_size;
  1183. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1184. priv->ucode_data.len = data_size;
  1185. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1186. priv->ucode_data_backup.len = data_size;
  1187. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1188. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1189. !priv->ucode_data_backup.v_addr)
  1190. goto err_pci_alloc;
  1191. /* Initialization instructions and data */
  1192. if (init_size && init_data_size) {
  1193. priv->ucode_init.len = init_size;
  1194. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1195. priv->ucode_init_data.len = init_data_size;
  1196. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1197. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1198. goto err_pci_alloc;
  1199. }
  1200. /* Bootstrap (instructions only, no data) */
  1201. if (boot_size) {
  1202. priv->ucode_boot.len = boot_size;
  1203. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1204. if (!priv->ucode_boot.v_addr)
  1205. goto err_pci_alloc;
  1206. }
  1207. /* Copy images into buffers for card's bus-master reads ... */
  1208. /* Runtime instructions (first block of data in file) */
  1209. src = &ucode->data[0];
  1210. len = priv->ucode_code.len;
  1211. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1212. memcpy(priv->ucode_code.v_addr, src, len);
  1213. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1214. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1215. /* Runtime data (2nd block)
  1216. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1217. src = &ucode->data[inst_size];
  1218. len = priv->ucode_data.len;
  1219. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1220. memcpy(priv->ucode_data.v_addr, src, len);
  1221. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1222. /* Initialization instructions (3rd block) */
  1223. if (init_size) {
  1224. src = &ucode->data[inst_size + data_size];
  1225. len = priv->ucode_init.len;
  1226. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1227. len);
  1228. memcpy(priv->ucode_init.v_addr, src, len);
  1229. }
  1230. /* Initialization data (4th block) */
  1231. if (init_data_size) {
  1232. src = &ucode->data[inst_size + data_size + init_size];
  1233. len = priv->ucode_init_data.len;
  1234. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1235. len);
  1236. memcpy(priv->ucode_init_data.v_addr, src, len);
  1237. }
  1238. /* Bootstrap instructions (5th block) */
  1239. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1240. len = priv->ucode_boot.len;
  1241. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1242. memcpy(priv->ucode_boot.v_addr, src, len);
  1243. /* We have our copies now, allow OS release its copies */
  1244. release_firmware(ucode_raw);
  1245. return 0;
  1246. err_pci_alloc:
  1247. IWL_ERR(priv, "failed to allocate pci memory\n");
  1248. ret = -ENOMEM;
  1249. iwl_dealloc_ucode_pci(priv);
  1250. err_release:
  1251. release_firmware(ucode_raw);
  1252. error:
  1253. return ret;
  1254. }
  1255. /* temporary */
  1256. static int iwl_mac_beacon_update(struct ieee80211_hw *hw,
  1257. struct sk_buff *skb);
  1258. /**
  1259. * iwl_alive_start - called after REPLY_ALIVE notification received
  1260. * from protocol/runtime uCode (initialization uCode's
  1261. * Alive gets handled by iwl_init_alive_start()).
  1262. */
  1263. static void iwl_alive_start(struct iwl_priv *priv)
  1264. {
  1265. int ret = 0;
  1266. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1267. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1268. /* We had an error bringing up the hardware, so take it
  1269. * all the way back down so we can try again */
  1270. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1271. goto restart;
  1272. }
  1273. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1274. * This is a paranoid check, because we would not have gotten the
  1275. * "runtime" alive if code weren't properly loaded. */
  1276. if (iwl_verify_ucode(priv)) {
  1277. /* Runtime instruction load was bad;
  1278. * take it all the way back down so we can try again */
  1279. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1280. goto restart;
  1281. }
  1282. iwl_clear_stations_table(priv);
  1283. ret = priv->cfg->ops->lib->alive_notify(priv);
  1284. if (ret) {
  1285. IWL_WARN(priv,
  1286. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1287. goto restart;
  1288. }
  1289. /* After the ALIVE response, we can send host commands to the uCode */
  1290. set_bit(STATUS_ALIVE, &priv->status);
  1291. if (iwl_is_rfkill(priv))
  1292. return;
  1293. ieee80211_wake_queues(priv->hw);
  1294. priv->active_rate = priv->rates_mask;
  1295. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1296. if (iwl_is_associated(priv)) {
  1297. struct iwl_rxon_cmd *active_rxon =
  1298. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1299. /* apply any changes in staging */
  1300. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1301. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1302. } else {
  1303. /* Initialize our rx_config data */
  1304. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1305. iwl_set_rxon_chain(priv);
  1306. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1307. }
  1308. /* Configure Bluetooth device coexistence support */
  1309. iwl_send_bt_config(priv);
  1310. iwl_reset_run_time_calib(priv);
  1311. /* Configure the adapter for unassociated operation */
  1312. iwl_commit_rxon(priv);
  1313. /* At this point, the NIC is initialized and operational */
  1314. iwl_rf_kill_ct_config(priv);
  1315. iwl_leds_register(priv);
  1316. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1317. set_bit(STATUS_READY, &priv->status);
  1318. wake_up_interruptible(&priv->wait_command_queue);
  1319. if (priv->error_recovering)
  1320. iwl_error_recovery(priv);
  1321. iwl_power_update_mode(priv, 1);
  1322. /* reassociate for ADHOC mode */
  1323. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1324. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1325. priv->vif);
  1326. if (beacon)
  1327. iwl_mac_beacon_update(priv->hw, beacon);
  1328. }
  1329. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1330. iwl_set_mode(priv, priv->iw_mode);
  1331. return;
  1332. restart:
  1333. queue_work(priv->workqueue, &priv->restart);
  1334. }
  1335. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1336. static void __iwl_down(struct iwl_priv *priv)
  1337. {
  1338. unsigned long flags;
  1339. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1340. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1341. if (!exit_pending)
  1342. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1343. iwl_leds_unregister(priv);
  1344. iwl_clear_stations_table(priv);
  1345. /* Unblock any waiting calls */
  1346. wake_up_interruptible_all(&priv->wait_command_queue);
  1347. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1348. * exiting the module */
  1349. if (!exit_pending)
  1350. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1351. /* stop and reset the on-board processor */
  1352. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1353. /* tell the device to stop sending interrupts */
  1354. spin_lock_irqsave(&priv->lock, flags);
  1355. iwl_disable_interrupts(priv);
  1356. spin_unlock_irqrestore(&priv->lock, flags);
  1357. iwl_synchronize_irq(priv);
  1358. if (priv->mac80211_registered)
  1359. ieee80211_stop_queues(priv->hw);
  1360. /* If we have not previously called iwl_init() then
  1361. * clear all bits but the RF Kill and SUSPEND bits and return */
  1362. if (!iwl_is_init(priv)) {
  1363. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1364. STATUS_RF_KILL_HW |
  1365. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1366. STATUS_RF_KILL_SW |
  1367. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1368. STATUS_GEO_CONFIGURED |
  1369. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1370. STATUS_IN_SUSPEND |
  1371. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1372. STATUS_EXIT_PENDING;
  1373. goto exit;
  1374. }
  1375. /* ...otherwise clear out all the status bits but the RF Kill and
  1376. * SUSPEND bits and continue taking the NIC down. */
  1377. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1378. STATUS_RF_KILL_HW |
  1379. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1380. STATUS_RF_KILL_SW |
  1381. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1382. STATUS_GEO_CONFIGURED |
  1383. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1384. STATUS_IN_SUSPEND |
  1385. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1386. STATUS_FW_ERROR |
  1387. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1388. STATUS_EXIT_PENDING;
  1389. spin_lock_irqsave(&priv->lock, flags);
  1390. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1391. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1392. spin_unlock_irqrestore(&priv->lock, flags);
  1393. iwl_txq_ctx_stop(priv);
  1394. iwl_rxq_stop(priv);
  1395. spin_lock_irqsave(&priv->lock, flags);
  1396. if (!iwl_grab_nic_access(priv)) {
  1397. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1398. APMG_CLK_VAL_DMA_CLK_RQT);
  1399. iwl_release_nic_access(priv);
  1400. }
  1401. spin_unlock_irqrestore(&priv->lock, flags);
  1402. udelay(5);
  1403. /* FIXME: apm_ops.suspend(priv) */
  1404. if (exit_pending || test_bit(STATUS_IN_SUSPEND, &priv->status))
  1405. priv->cfg->ops->lib->apm_ops.stop(priv);
  1406. else
  1407. priv->cfg->ops->lib->apm_ops.reset(priv);
  1408. exit:
  1409. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1410. if (priv->ibss_beacon)
  1411. dev_kfree_skb(priv->ibss_beacon);
  1412. priv->ibss_beacon = NULL;
  1413. /* clear out any free frames */
  1414. iwl_clear_free_frames(priv);
  1415. }
  1416. static void iwl_down(struct iwl_priv *priv)
  1417. {
  1418. mutex_lock(&priv->mutex);
  1419. __iwl_down(priv);
  1420. mutex_unlock(&priv->mutex);
  1421. iwl_cancel_deferred_work(priv);
  1422. }
  1423. #define MAX_HW_RESTARTS 5
  1424. static int __iwl_up(struct iwl_priv *priv)
  1425. {
  1426. int i;
  1427. int ret;
  1428. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1429. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1430. return -EIO;
  1431. }
  1432. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1433. IWL_ERR(priv, "ucode not available for device bringup\n");
  1434. return -EIO;
  1435. }
  1436. /* If platform's RF_KILL switch is NOT set to KILL */
  1437. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1438. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1439. else
  1440. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1441. if (iwl_is_rfkill(priv)) {
  1442. iwl_enable_interrupts(priv);
  1443. IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
  1444. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1445. return 0;
  1446. }
  1447. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1448. ret = iwl_hw_nic_init(priv);
  1449. if (ret) {
  1450. IWL_ERR(priv, "Unable to init nic\n");
  1451. return ret;
  1452. }
  1453. /* make sure rfkill handshake bits are cleared */
  1454. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1455. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1456. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1457. /* clear (again), then enable host interrupts */
  1458. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1459. iwl_enable_interrupts(priv);
  1460. /* really make sure rfkill handshake bits are cleared */
  1461. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1462. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1463. /* Copy original ucode data image from disk into backup cache.
  1464. * This will be used to initialize the on-board processor's
  1465. * data SRAM for a clean start when the runtime program first loads. */
  1466. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1467. priv->ucode_data.len);
  1468. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1469. iwl_clear_stations_table(priv);
  1470. /* load bootstrap state machine,
  1471. * load bootstrap program into processor's memory,
  1472. * prepare to load the "initialize" uCode */
  1473. ret = priv->cfg->ops->lib->load_ucode(priv);
  1474. if (ret) {
  1475. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1476. ret);
  1477. continue;
  1478. }
  1479. /* Clear out the uCode error bit if it is set */
  1480. clear_bit(STATUS_FW_ERROR, &priv->status);
  1481. /* start card; "initialize" will load runtime ucode */
  1482. iwl_nic_start(priv);
  1483. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  1484. return 0;
  1485. }
  1486. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1487. __iwl_down(priv);
  1488. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1489. /* tried to restart and config the device for as long as our
  1490. * patience could withstand */
  1491. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1492. return -EIO;
  1493. }
  1494. /*****************************************************************************
  1495. *
  1496. * Workqueue callbacks
  1497. *
  1498. *****************************************************************************/
  1499. static void iwl_bg_init_alive_start(struct work_struct *data)
  1500. {
  1501. struct iwl_priv *priv =
  1502. container_of(data, struct iwl_priv, init_alive_start.work);
  1503. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1504. return;
  1505. mutex_lock(&priv->mutex);
  1506. priv->cfg->ops->lib->init_alive_start(priv);
  1507. mutex_unlock(&priv->mutex);
  1508. }
  1509. static void iwl_bg_alive_start(struct work_struct *data)
  1510. {
  1511. struct iwl_priv *priv =
  1512. container_of(data, struct iwl_priv, alive_start.work);
  1513. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1514. return;
  1515. mutex_lock(&priv->mutex);
  1516. iwl_alive_start(priv);
  1517. mutex_unlock(&priv->mutex);
  1518. }
  1519. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1520. {
  1521. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1522. run_time_calib_work);
  1523. mutex_lock(&priv->mutex);
  1524. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1525. test_bit(STATUS_SCANNING, &priv->status)) {
  1526. mutex_unlock(&priv->mutex);
  1527. return;
  1528. }
  1529. if (priv->start_calib) {
  1530. iwl_chain_noise_calibration(priv, &priv->statistics);
  1531. iwl_sensitivity_calibration(priv, &priv->statistics);
  1532. }
  1533. mutex_unlock(&priv->mutex);
  1534. return;
  1535. }
  1536. static void iwl_bg_up(struct work_struct *data)
  1537. {
  1538. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1539. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1540. return;
  1541. mutex_lock(&priv->mutex);
  1542. __iwl_up(priv);
  1543. mutex_unlock(&priv->mutex);
  1544. iwl_rfkill_set_hw_state(priv);
  1545. }
  1546. static void iwl_bg_restart(struct work_struct *data)
  1547. {
  1548. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1549. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1550. return;
  1551. iwl_down(priv);
  1552. queue_work(priv->workqueue, &priv->up);
  1553. }
  1554. static void iwl_bg_rx_replenish(struct work_struct *data)
  1555. {
  1556. struct iwl_priv *priv =
  1557. container_of(data, struct iwl_priv, rx_replenish);
  1558. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1559. return;
  1560. mutex_lock(&priv->mutex);
  1561. iwl_rx_replenish(priv);
  1562. mutex_unlock(&priv->mutex);
  1563. }
  1564. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1565. static void iwl_post_associate(struct iwl_priv *priv)
  1566. {
  1567. struct ieee80211_conf *conf = NULL;
  1568. int ret = 0;
  1569. unsigned long flags;
  1570. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1571. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1572. return;
  1573. }
  1574. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  1575. priv->assoc_id, priv->active_rxon.bssid_addr);
  1576. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1577. return;
  1578. if (!priv->vif || !priv->is_open)
  1579. return;
  1580. iwl_power_cancel_timeout(priv);
  1581. iwl_scan_cancel_timeout(priv, 200);
  1582. conf = ieee80211_get_hw_conf(priv->hw);
  1583. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1584. iwl_commit_rxon(priv);
  1585. iwl_setup_rxon_timing(priv);
  1586. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1587. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1588. if (ret)
  1589. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1590. "Attempting to continue.\n");
  1591. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1592. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1593. iwl_set_rxon_chain(priv);
  1594. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1595. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  1596. priv->assoc_id, priv->beacon_int);
  1597. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1598. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1599. else
  1600. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1601. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1602. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1603. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1604. else
  1605. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1606. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1607. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1608. }
  1609. iwl_commit_rxon(priv);
  1610. switch (priv->iw_mode) {
  1611. case NL80211_IFTYPE_STATION:
  1612. break;
  1613. case NL80211_IFTYPE_ADHOC:
  1614. /* assume default assoc id */
  1615. priv->assoc_id = 1;
  1616. iwl_rxon_add_station(priv, priv->bssid, 0);
  1617. iwl_send_beacon_cmd(priv);
  1618. break;
  1619. default:
  1620. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1621. __func__, priv->iw_mode);
  1622. break;
  1623. }
  1624. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1625. priv->assoc_station_added = 1;
  1626. spin_lock_irqsave(&priv->lock, flags);
  1627. iwl_activate_qos(priv, 0);
  1628. spin_unlock_irqrestore(&priv->lock, flags);
  1629. /* the chain noise calibration will enabled PM upon completion
  1630. * If chain noise has already been run, then we need to enable
  1631. * power management here */
  1632. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1633. iwl_power_enable_management(priv);
  1634. /* Enable Rx differential gain and sensitivity calibrations */
  1635. iwl_chain_noise_reset(priv);
  1636. priv->start_calib = 1;
  1637. }
  1638. /*****************************************************************************
  1639. *
  1640. * mac80211 entry point functions
  1641. *
  1642. *****************************************************************************/
  1643. #define UCODE_READY_TIMEOUT (4 * HZ)
  1644. static int iwl_mac_start(struct ieee80211_hw *hw)
  1645. {
  1646. struct iwl_priv *priv = hw->priv;
  1647. int ret;
  1648. IWL_DEBUG_MAC80211(priv, "enter\n");
  1649. /* we should be verifying the device is ready to be opened */
  1650. mutex_lock(&priv->mutex);
  1651. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  1652. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1653. * ucode filename and max sizes are card-specific. */
  1654. if (!priv->ucode_code.len) {
  1655. ret = iwl_read_ucode(priv);
  1656. if (ret) {
  1657. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  1658. mutex_unlock(&priv->mutex);
  1659. return ret;
  1660. }
  1661. }
  1662. ret = __iwl_up(priv);
  1663. mutex_unlock(&priv->mutex);
  1664. iwl_rfkill_set_hw_state(priv);
  1665. if (ret)
  1666. return ret;
  1667. if (iwl_is_rfkill(priv))
  1668. goto out;
  1669. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  1670. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  1671. return 0;
  1672. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  1673. * mac80211 will not be run successfully. */
  1674. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  1675. test_bit(STATUS_READY, &priv->status),
  1676. UCODE_READY_TIMEOUT);
  1677. if (!ret) {
  1678. if (!test_bit(STATUS_READY, &priv->status)) {
  1679. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  1680. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  1681. return -ETIMEDOUT;
  1682. }
  1683. }
  1684. out:
  1685. priv->is_open = 1;
  1686. IWL_DEBUG_MAC80211(priv, "leave\n");
  1687. return 0;
  1688. }
  1689. static void iwl_mac_stop(struct ieee80211_hw *hw)
  1690. {
  1691. struct iwl_priv *priv = hw->priv;
  1692. IWL_DEBUG_MAC80211(priv, "enter\n");
  1693. if (!priv->is_open) {
  1694. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  1695. return;
  1696. }
  1697. priv->is_open = 0;
  1698. if (iwl_is_ready_rf(priv)) {
  1699. /* stop mac, cancel any scan request and clear
  1700. * RXON_FILTER_ASSOC_MSK BIT
  1701. */
  1702. mutex_lock(&priv->mutex);
  1703. iwl_scan_cancel_timeout(priv, 100);
  1704. mutex_unlock(&priv->mutex);
  1705. }
  1706. iwl_down(priv);
  1707. flush_workqueue(priv->workqueue);
  1708. /* enable interrupts again in order to receive rfkill changes */
  1709. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1710. iwl_enable_interrupts(priv);
  1711. IWL_DEBUG_MAC80211(priv, "leave\n");
  1712. }
  1713. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1714. {
  1715. struct iwl_priv *priv = hw->priv;
  1716. IWL_DEBUG_MACDUMP(priv, "enter\n");
  1717. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  1718. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  1719. if (iwl_tx_skb(priv, skb))
  1720. dev_kfree_skb_any(skb);
  1721. IWL_DEBUG_MACDUMP(priv, "leave\n");
  1722. return NETDEV_TX_OK;
  1723. }
  1724. static int iwl_mac_add_interface(struct ieee80211_hw *hw,
  1725. struct ieee80211_if_init_conf *conf)
  1726. {
  1727. struct iwl_priv *priv = hw->priv;
  1728. unsigned long flags;
  1729. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", conf->type);
  1730. if (priv->vif) {
  1731. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  1732. return -EOPNOTSUPP;
  1733. }
  1734. spin_lock_irqsave(&priv->lock, flags);
  1735. priv->vif = conf->vif;
  1736. priv->iw_mode = conf->type;
  1737. spin_unlock_irqrestore(&priv->lock, flags);
  1738. mutex_lock(&priv->mutex);
  1739. if (conf->mac_addr) {
  1740. IWL_DEBUG_MAC80211(priv, "Set %pM\n", conf->mac_addr);
  1741. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  1742. }
  1743. if (iwl_set_mode(priv, conf->type) == -EAGAIN)
  1744. /* we are not ready, will run again when ready */
  1745. set_bit(STATUS_MODE_PENDING, &priv->status);
  1746. mutex_unlock(&priv->mutex);
  1747. IWL_DEBUG_MAC80211(priv, "leave\n");
  1748. return 0;
  1749. }
  1750. /**
  1751. * iwl_mac_config - mac80211 config callback
  1752. *
  1753. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  1754. * be set inappropriately and the driver currently sets the hardware up to
  1755. * use it whenever needed.
  1756. */
  1757. static int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  1758. {
  1759. struct iwl_priv *priv = hw->priv;
  1760. const struct iwl_channel_info *ch_info;
  1761. struct ieee80211_conf *conf = &hw->conf;
  1762. unsigned long flags = 0;
  1763. int ret = 0;
  1764. u16 ch;
  1765. int scan_active = 0;
  1766. mutex_lock(&priv->mutex);
  1767. IWL_DEBUG_MAC80211(priv, "enter to channel %d changed 0x%X\n",
  1768. conf->channel->hw_value, changed);
  1769. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  1770. test_bit(STATUS_SCANNING, &priv->status))) {
  1771. scan_active = 1;
  1772. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  1773. }
  1774. /* during scanning mac80211 will delay channel setting until
  1775. * scan finish with changed = 0
  1776. */
  1777. if (!changed || (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
  1778. if (scan_active)
  1779. goto set_ch_out;
  1780. ch = ieee80211_frequency_to_channel(conf->channel->center_freq);
  1781. ch_info = iwl_get_channel_info(priv, conf->channel->band, ch);
  1782. if (!is_channel_valid(ch_info)) {
  1783. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  1784. ret = -EINVAL;
  1785. goto set_ch_out;
  1786. }
  1787. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1788. !is_channel_ibss(ch_info)) {
  1789. IWL_ERR(priv, "channel %d in band %d not "
  1790. "IBSS channel\n",
  1791. conf->channel->hw_value, conf->channel->band);
  1792. ret = -EINVAL;
  1793. goto set_ch_out;
  1794. }
  1795. priv->current_ht_config.is_ht = conf_is_ht(conf);
  1796. spin_lock_irqsave(&priv->lock, flags);
  1797. /* if we are switching from ht to 2.4 clear flags
  1798. * from any ht related info since 2.4 does not
  1799. * support ht */
  1800. if ((le16_to_cpu(priv->staging_rxon.channel) != ch))
  1801. priv->staging_rxon.flags = 0;
  1802. iwl_set_rxon_channel(priv, conf->channel);
  1803. iwl_set_flags_for_band(priv, conf->channel->band);
  1804. spin_unlock_irqrestore(&priv->lock, flags);
  1805. set_ch_out:
  1806. /* The list of supported rates and rate mask can be different
  1807. * for each band; since the band may have changed, reset
  1808. * the rate mask to what mac80211 lists */
  1809. iwl_set_rate(priv);
  1810. }
  1811. if (changed & IEEE80211_CONF_CHANGE_PS) {
  1812. if (conf->flags & IEEE80211_CONF_PS)
  1813. ret = iwl_power_set_user_mode(priv, IWL_POWER_INDEX_3);
  1814. else
  1815. ret = iwl_power_set_user_mode(priv, IWL_POWER_MODE_CAM);
  1816. if (ret)
  1817. IWL_DEBUG_MAC80211(priv, "Error setting power level\n");
  1818. }
  1819. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1820. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  1821. priv->tx_power_user_lmt, conf->power_level);
  1822. iwl_set_tx_power(priv, conf->power_level, false);
  1823. }
  1824. /* call to ensure that 4965 rx_chain is set properly in monitor mode */
  1825. iwl_set_rxon_chain(priv);
  1826. if (changed & IEEE80211_CONF_CHANGE_RADIO_ENABLED) {
  1827. if (conf->radio_enabled &&
  1828. iwl_radio_kill_sw_enable_radio(priv)) {
  1829. IWL_DEBUG_MAC80211(priv, "leave - RF-KILL - "
  1830. "waiting for uCode\n");
  1831. goto out;
  1832. }
  1833. if (!conf->radio_enabled)
  1834. iwl_radio_kill_sw_disable_radio(priv);
  1835. }
  1836. if (!conf->radio_enabled) {
  1837. IWL_DEBUG_MAC80211(priv, "leave - radio disabled\n");
  1838. goto out;
  1839. }
  1840. if (!iwl_is_ready(priv)) {
  1841. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  1842. goto out;
  1843. }
  1844. if (scan_active)
  1845. goto out;
  1846. if (memcmp(&priv->active_rxon,
  1847. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  1848. iwl_commit_rxon(priv);
  1849. else
  1850. IWL_DEBUG_INFO(priv, "No re-sending same RXON configuration.\n");
  1851. out:
  1852. IWL_DEBUG_MAC80211(priv, "leave\n");
  1853. mutex_unlock(&priv->mutex);
  1854. return ret;
  1855. }
  1856. static void iwl_config_ap(struct iwl_priv *priv)
  1857. {
  1858. int ret = 0;
  1859. unsigned long flags;
  1860. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1861. return;
  1862. /* The following should be done only at AP bring up */
  1863. if (!iwl_is_associated(priv)) {
  1864. /* RXON - unassoc (to set timing command) */
  1865. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1866. iwl_commit_rxon(priv);
  1867. /* RXON Timing */
  1868. iwl_setup_rxon_timing(priv);
  1869. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1870. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1871. if (ret)
  1872. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1873. "Attempting to continue.\n");
  1874. iwl_set_rxon_chain(priv);
  1875. /* FIXME: what should be the assoc_id for AP? */
  1876. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1877. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1878. priv->staging_rxon.flags |=
  1879. RXON_FLG_SHORT_PREAMBLE_MSK;
  1880. else
  1881. priv->staging_rxon.flags &=
  1882. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1883. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1884. if (priv->assoc_capability &
  1885. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1886. priv->staging_rxon.flags |=
  1887. RXON_FLG_SHORT_SLOT_MSK;
  1888. else
  1889. priv->staging_rxon.flags &=
  1890. ~RXON_FLG_SHORT_SLOT_MSK;
  1891. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1892. priv->staging_rxon.flags &=
  1893. ~RXON_FLG_SHORT_SLOT_MSK;
  1894. }
  1895. /* restore RXON assoc */
  1896. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1897. iwl_commit_rxon(priv);
  1898. spin_lock_irqsave(&priv->lock, flags);
  1899. iwl_activate_qos(priv, 1);
  1900. spin_unlock_irqrestore(&priv->lock, flags);
  1901. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  1902. }
  1903. iwl_send_beacon_cmd(priv);
  1904. /* FIXME - we need to add code here to detect a totally new
  1905. * configuration, reset the AP, unassoc, rxon timing, assoc,
  1906. * clear sta table, add BCAST sta... */
  1907. }
  1908. static int iwl_mac_config_interface(struct ieee80211_hw *hw,
  1909. struct ieee80211_vif *vif,
  1910. struct ieee80211_if_conf *conf)
  1911. {
  1912. struct iwl_priv *priv = hw->priv;
  1913. int rc;
  1914. if (conf == NULL)
  1915. return -EIO;
  1916. if (priv->vif != vif) {
  1917. IWL_DEBUG_MAC80211(priv, "leave - priv->vif != vif\n");
  1918. return 0;
  1919. }
  1920. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1921. conf->changed & IEEE80211_IFCC_BEACON) {
  1922. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  1923. if (!beacon)
  1924. return -ENOMEM;
  1925. mutex_lock(&priv->mutex);
  1926. rc = iwl_mac_beacon_update(hw, beacon);
  1927. mutex_unlock(&priv->mutex);
  1928. if (rc)
  1929. return rc;
  1930. }
  1931. if (!iwl_is_alive(priv))
  1932. return -EAGAIN;
  1933. mutex_lock(&priv->mutex);
  1934. if (conf->bssid)
  1935. IWL_DEBUG_MAC80211(priv, "bssid: %pM\n", conf->bssid);
  1936. /*
  1937. * very dubious code was here; the probe filtering flag is never set:
  1938. *
  1939. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  1940. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  1941. */
  1942. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1943. if (!conf->bssid) {
  1944. conf->bssid = priv->mac_addr;
  1945. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  1946. IWL_DEBUG_MAC80211(priv, "bssid was set to: %pM\n",
  1947. conf->bssid);
  1948. }
  1949. if (priv->ibss_beacon)
  1950. dev_kfree_skb(priv->ibss_beacon);
  1951. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  1952. }
  1953. if (iwl_is_rfkill(priv))
  1954. goto done;
  1955. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  1956. !is_multicast_ether_addr(conf->bssid)) {
  1957. /* If there is currently a HW scan going on in the background
  1958. * then we need to cancel it else the RXON below will fail. */
  1959. if (iwl_scan_cancel_timeout(priv, 100)) {
  1960. IWL_WARN(priv, "Aborted scan still in progress "
  1961. "after 100ms\n");
  1962. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  1963. mutex_unlock(&priv->mutex);
  1964. return -EAGAIN;
  1965. }
  1966. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  1967. /* TODO: Audit driver for usage of these members and see
  1968. * if mac80211 deprecates them (priv->bssid looks like it
  1969. * shouldn't be there, but I haven't scanned the IBSS code
  1970. * to verify) - jpk */
  1971. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  1972. if (priv->iw_mode == NL80211_IFTYPE_AP)
  1973. iwl_config_ap(priv);
  1974. else {
  1975. rc = iwl_commit_rxon(priv);
  1976. if ((priv->iw_mode == NL80211_IFTYPE_STATION) && rc)
  1977. iwl_rxon_add_station(
  1978. priv, priv->active_rxon.bssid_addr, 1);
  1979. }
  1980. } else {
  1981. iwl_scan_cancel_timeout(priv, 100);
  1982. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1983. iwl_commit_rxon(priv);
  1984. }
  1985. done:
  1986. IWL_DEBUG_MAC80211(priv, "leave\n");
  1987. mutex_unlock(&priv->mutex);
  1988. return 0;
  1989. }
  1990. static void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  1991. struct ieee80211_if_init_conf *conf)
  1992. {
  1993. struct iwl_priv *priv = hw->priv;
  1994. IWL_DEBUG_MAC80211(priv, "enter\n");
  1995. mutex_lock(&priv->mutex);
  1996. if (iwl_is_ready_rf(priv)) {
  1997. iwl_scan_cancel_timeout(priv, 100);
  1998. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1999. iwl_commit_rxon(priv);
  2000. }
  2001. if (priv->vif == conf->vif) {
  2002. priv->vif = NULL;
  2003. memset(priv->bssid, 0, ETH_ALEN);
  2004. }
  2005. mutex_unlock(&priv->mutex);
  2006. IWL_DEBUG_MAC80211(priv, "leave\n");
  2007. }
  2008. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  2009. static void iwl_bss_info_changed(struct ieee80211_hw *hw,
  2010. struct ieee80211_vif *vif,
  2011. struct ieee80211_bss_conf *bss_conf,
  2012. u32 changes)
  2013. {
  2014. struct iwl_priv *priv = hw->priv;
  2015. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  2016. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  2017. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  2018. bss_conf->use_short_preamble);
  2019. if (bss_conf->use_short_preamble)
  2020. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2021. else
  2022. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2023. }
  2024. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  2025. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  2026. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  2027. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  2028. else
  2029. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  2030. }
  2031. if (changes & BSS_CHANGED_HT) {
  2032. iwl_ht_conf(priv, bss_conf);
  2033. iwl_set_rxon_chain(priv);
  2034. }
  2035. if (changes & BSS_CHANGED_ASSOC) {
  2036. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  2037. /* This should never happen as this function should
  2038. * never be called from interrupt context. */
  2039. if (WARN_ON_ONCE(in_interrupt()))
  2040. return;
  2041. if (bss_conf->assoc) {
  2042. priv->assoc_id = bss_conf->aid;
  2043. priv->beacon_int = bss_conf->beacon_int;
  2044. priv->power_data.dtim_period = bss_conf->dtim_period;
  2045. priv->timestamp = bss_conf->timestamp;
  2046. priv->assoc_capability = bss_conf->assoc_capability;
  2047. /* we have just associated, don't start scan too early
  2048. * leave time for EAPOL exchange to complete
  2049. */
  2050. priv->next_scan_jiffies = jiffies +
  2051. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  2052. mutex_lock(&priv->mutex);
  2053. iwl_post_associate(priv);
  2054. mutex_unlock(&priv->mutex);
  2055. } else {
  2056. priv->assoc_id = 0;
  2057. IWL_DEBUG_MAC80211(priv, "DISASSOC %d\n", bss_conf->assoc);
  2058. }
  2059. } else if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  2060. IWL_DEBUG_MAC80211(priv, "Associated Changes %d\n", changes);
  2061. iwl_send_rxon_assoc(priv);
  2062. }
  2063. }
  2064. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2065. struct ieee80211_key_conf *keyconf, const u8 *addr,
  2066. u32 iv32, u16 *phase1key)
  2067. {
  2068. struct iwl_priv *priv = hw->priv;
  2069. IWL_DEBUG_MAC80211(priv, "enter\n");
  2070. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  2071. IWL_DEBUG_MAC80211(priv, "leave\n");
  2072. }
  2073. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2074. struct ieee80211_vif *vif,
  2075. struct ieee80211_sta *sta,
  2076. struct ieee80211_key_conf *key)
  2077. {
  2078. struct iwl_priv *priv = hw->priv;
  2079. const u8 *addr;
  2080. int ret;
  2081. u8 sta_id;
  2082. bool is_default_wep_key = false;
  2083. IWL_DEBUG_MAC80211(priv, "enter\n");
  2084. if (priv->hw_params.sw_crypto) {
  2085. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2086. return -EOPNOTSUPP;
  2087. }
  2088. addr = sta ? sta->addr : iwl_bcast_addr;
  2089. sta_id = iwl_find_station(priv, addr);
  2090. if (sta_id == IWL_INVALID_STATION) {
  2091. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2092. addr);
  2093. return -EINVAL;
  2094. }
  2095. mutex_lock(&priv->mutex);
  2096. iwl_scan_cancel_timeout(priv, 100);
  2097. mutex_unlock(&priv->mutex);
  2098. /* If we are getting WEP group key and we didn't receive any key mapping
  2099. * so far, we are in legacy wep mode (group key only), otherwise we are
  2100. * in 1X mode.
  2101. * In legacy wep mode, we use another host command to the uCode */
  2102. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2103. priv->iw_mode != NL80211_IFTYPE_AP) {
  2104. if (cmd == SET_KEY)
  2105. is_default_wep_key = !priv->key_mapping_key;
  2106. else
  2107. is_default_wep_key =
  2108. (key->hw_key_idx == HW_KEY_DEFAULT);
  2109. }
  2110. switch (cmd) {
  2111. case SET_KEY:
  2112. if (is_default_wep_key)
  2113. ret = iwl_set_default_wep_key(priv, key);
  2114. else
  2115. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2116. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2117. break;
  2118. case DISABLE_KEY:
  2119. if (is_default_wep_key)
  2120. ret = iwl_remove_default_wep_key(priv, key);
  2121. else
  2122. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2123. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2124. break;
  2125. default:
  2126. ret = -EINVAL;
  2127. }
  2128. IWL_DEBUG_MAC80211(priv, "leave\n");
  2129. return ret;
  2130. }
  2131. static int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  2132. const struct ieee80211_tx_queue_params *params)
  2133. {
  2134. struct iwl_priv *priv = hw->priv;
  2135. unsigned long flags;
  2136. int q;
  2137. IWL_DEBUG_MAC80211(priv, "enter\n");
  2138. if (!iwl_is_ready_rf(priv)) {
  2139. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2140. return -EIO;
  2141. }
  2142. if (queue >= AC_NUM) {
  2143. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  2144. return 0;
  2145. }
  2146. q = AC_NUM - 1 - queue;
  2147. spin_lock_irqsave(&priv->lock, flags);
  2148. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  2149. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  2150. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  2151. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  2152. cpu_to_le16((params->txop * 32));
  2153. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  2154. priv->qos_data.qos_active = 1;
  2155. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2156. iwl_activate_qos(priv, 1);
  2157. else if (priv->assoc_id && iwl_is_associated(priv))
  2158. iwl_activate_qos(priv, 0);
  2159. spin_unlock_irqrestore(&priv->lock, flags);
  2160. IWL_DEBUG_MAC80211(priv, "leave\n");
  2161. return 0;
  2162. }
  2163. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2164. enum ieee80211_ampdu_mlme_action action,
  2165. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2166. {
  2167. struct iwl_priv *priv = hw->priv;
  2168. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2169. sta->addr, tid);
  2170. if (!(priv->cfg->sku & IWL_SKU_N))
  2171. return -EACCES;
  2172. switch (action) {
  2173. case IEEE80211_AMPDU_RX_START:
  2174. IWL_DEBUG_HT(priv, "start Rx\n");
  2175. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2176. case IEEE80211_AMPDU_RX_STOP:
  2177. IWL_DEBUG_HT(priv, "stop Rx\n");
  2178. return iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2179. case IEEE80211_AMPDU_TX_START:
  2180. IWL_DEBUG_HT(priv, "start Tx\n");
  2181. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2182. case IEEE80211_AMPDU_TX_STOP:
  2183. IWL_DEBUG_HT(priv, "stop Tx\n");
  2184. return iwl_tx_agg_stop(priv, sta->addr, tid);
  2185. default:
  2186. IWL_DEBUG_HT(priv, "unknown\n");
  2187. return -EINVAL;
  2188. break;
  2189. }
  2190. return 0;
  2191. }
  2192. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  2193. struct ieee80211_tx_queue_stats *stats)
  2194. {
  2195. struct iwl_priv *priv = hw->priv;
  2196. int i, avail;
  2197. struct iwl_tx_queue *txq;
  2198. struct iwl_queue *q;
  2199. unsigned long flags;
  2200. IWL_DEBUG_MAC80211(priv, "enter\n");
  2201. if (!iwl_is_ready_rf(priv)) {
  2202. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2203. return -EIO;
  2204. }
  2205. spin_lock_irqsave(&priv->lock, flags);
  2206. for (i = 0; i < AC_NUM; i++) {
  2207. txq = &priv->txq[i];
  2208. q = &txq->q;
  2209. avail = iwl_queue_space(q);
  2210. stats[i].len = q->n_window - avail;
  2211. stats[i].limit = q->n_window - q->high_mark;
  2212. stats[i].count = q->n_window;
  2213. }
  2214. spin_unlock_irqrestore(&priv->lock, flags);
  2215. IWL_DEBUG_MAC80211(priv, "leave\n");
  2216. return 0;
  2217. }
  2218. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2219. struct ieee80211_low_level_stats *stats)
  2220. {
  2221. struct iwl_priv *priv = hw->priv;
  2222. priv = hw->priv;
  2223. IWL_DEBUG_MAC80211(priv, "enter\n");
  2224. IWL_DEBUG_MAC80211(priv, "leave\n");
  2225. return 0;
  2226. }
  2227. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2228. {
  2229. struct iwl_priv *priv = hw->priv;
  2230. unsigned long flags;
  2231. mutex_lock(&priv->mutex);
  2232. IWL_DEBUG_MAC80211(priv, "enter\n");
  2233. spin_lock_irqsave(&priv->lock, flags);
  2234. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  2235. spin_unlock_irqrestore(&priv->lock, flags);
  2236. iwl_reset_qos(priv);
  2237. spin_lock_irqsave(&priv->lock, flags);
  2238. priv->assoc_id = 0;
  2239. priv->assoc_capability = 0;
  2240. priv->assoc_station_added = 0;
  2241. /* new association get rid of ibss beacon skb */
  2242. if (priv->ibss_beacon)
  2243. dev_kfree_skb(priv->ibss_beacon);
  2244. priv->ibss_beacon = NULL;
  2245. priv->beacon_int = priv->hw->conf.beacon_int;
  2246. priv->timestamp = 0;
  2247. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2248. priv->beacon_int = 0;
  2249. spin_unlock_irqrestore(&priv->lock, flags);
  2250. if (!iwl_is_ready_rf(priv)) {
  2251. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2252. mutex_unlock(&priv->mutex);
  2253. return;
  2254. }
  2255. /* we are restarting association process
  2256. * clear RXON_FILTER_ASSOC_MSK bit
  2257. */
  2258. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2259. iwl_scan_cancel_timeout(priv, 100);
  2260. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2261. iwl_commit_rxon(priv);
  2262. }
  2263. iwl_power_update_mode(priv, 0);
  2264. /* Per mac80211.h: This is only used in IBSS mode... */
  2265. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2266. /* switch to CAM during association period.
  2267. * the ucode will block any association/authentication
  2268. * frome during assiciation period if it can not hear
  2269. * the AP because of PM. the timer enable PM back is
  2270. * association do not complete
  2271. */
  2272. if (priv->hw->conf.channel->flags & (IEEE80211_CHAN_PASSIVE_SCAN |
  2273. IEEE80211_CHAN_RADAR))
  2274. iwl_power_disable_management(priv, 3000);
  2275. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  2276. mutex_unlock(&priv->mutex);
  2277. return;
  2278. }
  2279. iwl_set_rate(priv);
  2280. mutex_unlock(&priv->mutex);
  2281. IWL_DEBUG_MAC80211(priv, "leave\n");
  2282. }
  2283. static int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  2284. {
  2285. struct iwl_priv *priv = hw->priv;
  2286. unsigned long flags;
  2287. __le64 timestamp;
  2288. IWL_DEBUG_MAC80211(priv, "enter\n");
  2289. if (!iwl_is_ready_rf(priv)) {
  2290. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2291. return -EIO;
  2292. }
  2293. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2294. IWL_DEBUG_MAC80211(priv, "leave - not IBSS\n");
  2295. return -EIO;
  2296. }
  2297. spin_lock_irqsave(&priv->lock, flags);
  2298. if (priv->ibss_beacon)
  2299. dev_kfree_skb(priv->ibss_beacon);
  2300. priv->ibss_beacon = skb;
  2301. priv->assoc_id = 0;
  2302. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  2303. priv->timestamp = le64_to_cpu(timestamp);
  2304. IWL_DEBUG_MAC80211(priv, "leave\n");
  2305. spin_unlock_irqrestore(&priv->lock, flags);
  2306. iwl_reset_qos(priv);
  2307. iwl_post_associate(priv);
  2308. return 0;
  2309. }
  2310. /*****************************************************************************
  2311. *
  2312. * sysfs attributes
  2313. *
  2314. *****************************************************************************/
  2315. #ifdef CONFIG_IWLWIFI_DEBUG
  2316. /*
  2317. * The following adds a new attribute to the sysfs representation
  2318. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2319. * used for controlling the debug level.
  2320. *
  2321. * See the level definitions in iwl for details.
  2322. */
  2323. static ssize_t show_debug_level(struct device *d,
  2324. struct device_attribute *attr, char *buf)
  2325. {
  2326. struct iwl_priv *priv = d->driver_data;
  2327. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2328. }
  2329. static ssize_t store_debug_level(struct device *d,
  2330. struct device_attribute *attr,
  2331. const char *buf, size_t count)
  2332. {
  2333. struct iwl_priv *priv = d->driver_data;
  2334. unsigned long val;
  2335. int ret;
  2336. ret = strict_strtoul(buf, 0, &val);
  2337. if (ret)
  2338. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2339. else
  2340. priv->debug_level = val;
  2341. return strnlen(buf, count);
  2342. }
  2343. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2344. show_debug_level, store_debug_level);
  2345. #endif /* CONFIG_IWLWIFI_DEBUG */
  2346. static ssize_t show_version(struct device *d,
  2347. struct device_attribute *attr, char *buf)
  2348. {
  2349. struct iwl_priv *priv = d->driver_data;
  2350. struct iwl_alive_resp *palive = &priv->card_alive;
  2351. ssize_t pos = 0;
  2352. u16 eeprom_ver;
  2353. if (palive->is_valid)
  2354. pos += sprintf(buf + pos,
  2355. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  2356. "fw type: 0x%01X 0x%01X\n",
  2357. palive->ucode_major, palive->ucode_minor,
  2358. palive->sw_rev[0], palive->sw_rev[1],
  2359. palive->ver_type, palive->ver_subtype);
  2360. else
  2361. pos += sprintf(buf + pos, "fw not loaded\n");
  2362. if (priv->eeprom) {
  2363. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  2364. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  2365. eeprom_ver);
  2366. } else {
  2367. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  2368. }
  2369. return pos;
  2370. }
  2371. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  2372. static ssize_t show_temperature(struct device *d,
  2373. struct device_attribute *attr, char *buf)
  2374. {
  2375. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2376. if (!iwl_is_alive(priv))
  2377. return -EAGAIN;
  2378. return sprintf(buf, "%d\n", priv->temperature);
  2379. }
  2380. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2381. static ssize_t show_tx_power(struct device *d,
  2382. struct device_attribute *attr, char *buf)
  2383. {
  2384. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2385. if (!iwl_is_ready_rf(priv))
  2386. return sprintf(buf, "off\n");
  2387. else
  2388. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2389. }
  2390. static ssize_t store_tx_power(struct device *d,
  2391. struct device_attribute *attr,
  2392. const char *buf, size_t count)
  2393. {
  2394. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2395. unsigned long val;
  2396. int ret;
  2397. ret = strict_strtoul(buf, 10, &val);
  2398. if (ret)
  2399. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2400. else
  2401. iwl_set_tx_power(priv, val, false);
  2402. return count;
  2403. }
  2404. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2405. static ssize_t show_flags(struct device *d,
  2406. struct device_attribute *attr, char *buf)
  2407. {
  2408. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2409. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2410. }
  2411. static ssize_t store_flags(struct device *d,
  2412. struct device_attribute *attr,
  2413. const char *buf, size_t count)
  2414. {
  2415. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2416. unsigned long val;
  2417. u32 flags;
  2418. int ret = strict_strtoul(buf, 0, &val);
  2419. if (ret)
  2420. return ret;
  2421. flags = (u32)val;
  2422. mutex_lock(&priv->mutex);
  2423. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2424. /* Cancel any currently running scans... */
  2425. if (iwl_scan_cancel_timeout(priv, 100))
  2426. IWL_WARN(priv, "Could not cancel scan.\n");
  2427. else {
  2428. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2429. priv->staging_rxon.flags = cpu_to_le32(flags);
  2430. iwl_commit_rxon(priv);
  2431. }
  2432. }
  2433. mutex_unlock(&priv->mutex);
  2434. return count;
  2435. }
  2436. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2437. static ssize_t show_filter_flags(struct device *d,
  2438. struct device_attribute *attr, char *buf)
  2439. {
  2440. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2441. return sprintf(buf, "0x%04X\n",
  2442. le32_to_cpu(priv->active_rxon.filter_flags));
  2443. }
  2444. static ssize_t store_filter_flags(struct device *d,
  2445. struct device_attribute *attr,
  2446. const char *buf, size_t count)
  2447. {
  2448. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2449. unsigned long val;
  2450. u32 filter_flags;
  2451. int ret = strict_strtoul(buf, 0, &val);
  2452. if (ret)
  2453. return ret;
  2454. filter_flags = (u32)val;
  2455. mutex_lock(&priv->mutex);
  2456. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2457. /* Cancel any currently running scans... */
  2458. if (iwl_scan_cancel_timeout(priv, 100))
  2459. IWL_WARN(priv, "Could not cancel scan.\n");
  2460. else {
  2461. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2462. "0x%04X\n", filter_flags);
  2463. priv->staging_rxon.filter_flags =
  2464. cpu_to_le32(filter_flags);
  2465. iwl_commit_rxon(priv);
  2466. }
  2467. }
  2468. mutex_unlock(&priv->mutex);
  2469. return count;
  2470. }
  2471. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2472. store_filter_flags);
  2473. static ssize_t store_power_level(struct device *d,
  2474. struct device_attribute *attr,
  2475. const char *buf, size_t count)
  2476. {
  2477. struct iwl_priv *priv = dev_get_drvdata(d);
  2478. int ret;
  2479. unsigned long mode;
  2480. mutex_lock(&priv->mutex);
  2481. if (!iwl_is_ready(priv)) {
  2482. ret = -EAGAIN;
  2483. goto out;
  2484. }
  2485. ret = strict_strtoul(buf, 10, &mode);
  2486. if (ret)
  2487. goto out;
  2488. ret = iwl_power_set_user_mode(priv, mode);
  2489. if (ret) {
  2490. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  2491. goto out;
  2492. }
  2493. ret = count;
  2494. out:
  2495. mutex_unlock(&priv->mutex);
  2496. return ret;
  2497. }
  2498. static ssize_t show_power_level(struct device *d,
  2499. struct device_attribute *attr, char *buf)
  2500. {
  2501. struct iwl_priv *priv = dev_get_drvdata(d);
  2502. int mode = priv->power_data.user_power_setting;
  2503. int system = priv->power_data.system_power_setting;
  2504. int level = priv->power_data.power_mode;
  2505. char *p = buf;
  2506. switch (system) {
  2507. case IWL_POWER_SYS_AUTO:
  2508. p += sprintf(p, "SYSTEM:auto");
  2509. break;
  2510. case IWL_POWER_SYS_AC:
  2511. p += sprintf(p, "SYSTEM:ac");
  2512. break;
  2513. case IWL_POWER_SYS_BATTERY:
  2514. p += sprintf(p, "SYSTEM:battery");
  2515. break;
  2516. }
  2517. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2518. "fixed" : "auto");
  2519. p += sprintf(p, "\tINDEX:%d", level);
  2520. p += sprintf(p, "\n");
  2521. return p - buf + 1;
  2522. }
  2523. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2524. store_power_level);
  2525. static ssize_t show_statistics(struct device *d,
  2526. struct device_attribute *attr, char *buf)
  2527. {
  2528. struct iwl_priv *priv = dev_get_drvdata(d);
  2529. u32 size = sizeof(struct iwl_notif_statistics);
  2530. u32 len = 0, ofs = 0;
  2531. u8 *data = (u8 *)&priv->statistics;
  2532. int rc = 0;
  2533. if (!iwl_is_alive(priv))
  2534. return -EAGAIN;
  2535. mutex_lock(&priv->mutex);
  2536. rc = iwl_send_statistics_request(priv, 0);
  2537. mutex_unlock(&priv->mutex);
  2538. if (rc) {
  2539. len = sprintf(buf,
  2540. "Error sending statistics request: 0x%08X\n", rc);
  2541. return len;
  2542. }
  2543. while (size && (PAGE_SIZE - len)) {
  2544. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2545. PAGE_SIZE - len, 1);
  2546. len = strlen(buf);
  2547. if (PAGE_SIZE - len)
  2548. buf[len++] = '\n';
  2549. ofs += 16;
  2550. size -= min(size, 16U);
  2551. }
  2552. return len;
  2553. }
  2554. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2555. /*****************************************************************************
  2556. *
  2557. * driver setup and teardown
  2558. *
  2559. *****************************************************************************/
  2560. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2561. {
  2562. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2563. init_waitqueue_head(&priv->wait_command_queue);
  2564. INIT_WORK(&priv->up, iwl_bg_up);
  2565. INIT_WORK(&priv->restart, iwl_bg_restart);
  2566. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2567. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  2568. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2569. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2570. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2571. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2572. iwl_setup_scan_deferred_work(priv);
  2573. iwl_setup_power_deferred_work(priv);
  2574. if (priv->cfg->ops->lib->setup_deferred_work)
  2575. priv->cfg->ops->lib->setup_deferred_work(priv);
  2576. init_timer(&priv->statistics_periodic);
  2577. priv->statistics_periodic.data = (unsigned long)priv;
  2578. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2579. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2580. iwl_irq_tasklet, (unsigned long)priv);
  2581. }
  2582. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2583. {
  2584. if (priv->cfg->ops->lib->cancel_deferred_work)
  2585. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2586. cancel_delayed_work_sync(&priv->init_alive_start);
  2587. cancel_delayed_work(&priv->scan_check);
  2588. cancel_delayed_work_sync(&priv->set_power_save);
  2589. cancel_delayed_work(&priv->alive_start);
  2590. cancel_work_sync(&priv->beacon_update);
  2591. del_timer_sync(&priv->statistics_periodic);
  2592. }
  2593. static struct attribute *iwl_sysfs_entries[] = {
  2594. &dev_attr_flags.attr,
  2595. &dev_attr_filter_flags.attr,
  2596. &dev_attr_power_level.attr,
  2597. &dev_attr_statistics.attr,
  2598. &dev_attr_temperature.attr,
  2599. &dev_attr_tx_power.attr,
  2600. #ifdef CONFIG_IWLWIFI_DEBUG
  2601. &dev_attr_debug_level.attr,
  2602. #endif
  2603. &dev_attr_version.attr,
  2604. NULL
  2605. };
  2606. static struct attribute_group iwl_attribute_group = {
  2607. .name = NULL, /* put in device directory */
  2608. .attrs = iwl_sysfs_entries,
  2609. };
  2610. static struct ieee80211_ops iwl_hw_ops = {
  2611. .tx = iwl_mac_tx,
  2612. .start = iwl_mac_start,
  2613. .stop = iwl_mac_stop,
  2614. .add_interface = iwl_mac_add_interface,
  2615. .remove_interface = iwl_mac_remove_interface,
  2616. .config = iwl_mac_config,
  2617. .config_interface = iwl_mac_config_interface,
  2618. .configure_filter = iwl_configure_filter,
  2619. .set_key = iwl_mac_set_key,
  2620. .update_tkip_key = iwl_mac_update_tkip_key,
  2621. .get_stats = iwl_mac_get_stats,
  2622. .get_tx_stats = iwl_mac_get_tx_stats,
  2623. .conf_tx = iwl_mac_conf_tx,
  2624. .reset_tsf = iwl_mac_reset_tsf,
  2625. .bss_info_changed = iwl_bss_info_changed,
  2626. .ampdu_action = iwl_mac_ampdu_action,
  2627. .hw_scan = iwl_mac_hw_scan
  2628. };
  2629. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2630. {
  2631. int err = 0;
  2632. struct iwl_priv *priv;
  2633. struct ieee80211_hw *hw;
  2634. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2635. unsigned long flags;
  2636. u16 pci_cmd;
  2637. /************************
  2638. * 1. Allocating HW data
  2639. ************************/
  2640. /* Disabling hardware scan means that mac80211 will perform scans
  2641. * "the hard way", rather than using device's scan. */
  2642. if (cfg->mod_params->disable_hw_scan) {
  2643. if (cfg->mod_params->debug & IWL_DL_INFO)
  2644. dev_printk(KERN_DEBUG, &(pdev->dev),
  2645. "Disabling hw_scan\n");
  2646. iwl_hw_ops.hw_scan = NULL;
  2647. }
  2648. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2649. if (!hw) {
  2650. err = -ENOMEM;
  2651. goto out;
  2652. }
  2653. priv = hw->priv;
  2654. /* At this point both hw and priv are allocated. */
  2655. SET_IEEE80211_DEV(hw, &pdev->dev);
  2656. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2657. priv->cfg = cfg;
  2658. priv->pci_dev = pdev;
  2659. #ifdef CONFIG_IWLWIFI_DEBUG
  2660. priv->debug_level = priv->cfg->mod_params->debug;
  2661. atomic_set(&priv->restrict_refcnt, 0);
  2662. #endif
  2663. /**************************
  2664. * 2. Initializing PCI bus
  2665. **************************/
  2666. if (pci_enable_device(pdev)) {
  2667. err = -ENODEV;
  2668. goto out_ieee80211_free_hw;
  2669. }
  2670. pci_set_master(pdev);
  2671. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2672. if (!err)
  2673. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2674. if (err) {
  2675. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2676. if (!err)
  2677. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2678. /* both attempts failed: */
  2679. if (err) {
  2680. IWL_WARN(priv, "No suitable DMA available.\n");
  2681. goto out_pci_disable_device;
  2682. }
  2683. }
  2684. err = pci_request_regions(pdev, DRV_NAME);
  2685. if (err)
  2686. goto out_pci_disable_device;
  2687. pci_set_drvdata(pdev, priv);
  2688. /***********************
  2689. * 3. Read REV register
  2690. ***********************/
  2691. priv->hw_base = pci_iomap(pdev, 0, 0);
  2692. if (!priv->hw_base) {
  2693. err = -ENODEV;
  2694. goto out_pci_release_regions;
  2695. }
  2696. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2697. (unsigned long long) pci_resource_len(pdev, 0));
  2698. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2699. iwl_hw_detect(priv);
  2700. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2701. priv->cfg->name, priv->hw_rev);
  2702. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2703. * PCI Tx retries from interfering with C3 CPU state */
  2704. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2705. /* amp init */
  2706. err = priv->cfg->ops->lib->apm_ops.init(priv);
  2707. if (err < 0) {
  2708. IWL_ERR(priv, "Failed to init APMG\n");
  2709. goto out_iounmap;
  2710. }
  2711. /*****************
  2712. * 4. Read EEPROM
  2713. *****************/
  2714. /* Read the EEPROM */
  2715. err = iwl_eeprom_init(priv);
  2716. if (err) {
  2717. IWL_ERR(priv, "Unable to init EEPROM\n");
  2718. goto out_iounmap;
  2719. }
  2720. err = iwl_eeprom_check_version(priv);
  2721. if (err)
  2722. goto out_free_eeprom;
  2723. /* extract MAC Address */
  2724. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2725. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2726. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2727. /************************
  2728. * 5. Setup HW constants
  2729. ************************/
  2730. if (iwl_set_hw_params(priv)) {
  2731. IWL_ERR(priv, "failed to set hw parameters\n");
  2732. goto out_free_eeprom;
  2733. }
  2734. /*******************
  2735. * 6. Setup priv
  2736. *******************/
  2737. err = iwl_init_drv(priv);
  2738. if (err)
  2739. goto out_free_eeprom;
  2740. /* At this point both hw and priv are initialized. */
  2741. /**********************************
  2742. * 7. Initialize module parameters
  2743. **********************************/
  2744. /* Disable radio (SW RF KILL) via parameter when loading driver */
  2745. if (priv->cfg->mod_params->disable) {
  2746. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2747. IWL_DEBUG_INFO(priv, "Radio disabled.\n");
  2748. }
  2749. /********************
  2750. * 8. Setup services
  2751. ********************/
  2752. spin_lock_irqsave(&priv->lock, flags);
  2753. iwl_disable_interrupts(priv);
  2754. spin_unlock_irqrestore(&priv->lock, flags);
  2755. pci_enable_msi(priv->pci_dev);
  2756. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  2757. DRV_NAME, priv);
  2758. if (err) {
  2759. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2760. goto out_disable_msi;
  2761. }
  2762. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2763. if (err) {
  2764. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2765. goto out_free_irq;
  2766. }
  2767. iwl_setup_deferred_work(priv);
  2768. iwl_setup_rx_handlers(priv);
  2769. /**********************************
  2770. * 9. Setup and register mac80211
  2771. **********************************/
  2772. /* enable interrupts if needed: hw bug w/a */
  2773. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2774. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2775. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2776. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2777. }
  2778. iwl_enable_interrupts(priv);
  2779. err = iwl_setup_mac(priv);
  2780. if (err)
  2781. goto out_remove_sysfs;
  2782. err = iwl_dbgfs_register(priv, DRV_NAME);
  2783. if (err)
  2784. IWL_ERR(priv, "failed to create debugfs files\n");
  2785. /* If platform's RF_KILL switch is NOT set to KILL */
  2786. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2787. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2788. else
  2789. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2790. err = iwl_rfkill_init(priv);
  2791. if (err)
  2792. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  2793. "Ignoring error: %d\n", err);
  2794. else
  2795. iwl_rfkill_set_hw_state(priv);
  2796. iwl_power_initialize(priv);
  2797. return 0;
  2798. out_remove_sysfs:
  2799. destroy_workqueue(priv->workqueue);
  2800. priv->workqueue = NULL;
  2801. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2802. out_free_irq:
  2803. free_irq(priv->pci_dev->irq, priv);
  2804. out_disable_msi:
  2805. pci_disable_msi(priv->pci_dev);
  2806. iwl_uninit_drv(priv);
  2807. out_free_eeprom:
  2808. iwl_eeprom_free(priv);
  2809. out_iounmap:
  2810. pci_iounmap(pdev, priv->hw_base);
  2811. out_pci_release_regions:
  2812. pci_set_drvdata(pdev, NULL);
  2813. pci_release_regions(pdev);
  2814. out_pci_disable_device:
  2815. pci_disable_device(pdev);
  2816. out_ieee80211_free_hw:
  2817. ieee80211_free_hw(priv->hw);
  2818. out:
  2819. return err;
  2820. }
  2821. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  2822. {
  2823. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2824. unsigned long flags;
  2825. if (!priv)
  2826. return;
  2827. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  2828. iwl_dbgfs_unregister(priv);
  2829. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2830. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  2831. * to be called and iwl_down since we are removing the device
  2832. * we need to set STATUS_EXIT_PENDING bit.
  2833. */
  2834. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2835. if (priv->mac80211_registered) {
  2836. ieee80211_unregister_hw(priv->hw);
  2837. priv->mac80211_registered = 0;
  2838. } else {
  2839. iwl_down(priv);
  2840. }
  2841. /* make sure we flush any pending irq or
  2842. * tasklet for the driver
  2843. */
  2844. spin_lock_irqsave(&priv->lock, flags);
  2845. iwl_disable_interrupts(priv);
  2846. spin_unlock_irqrestore(&priv->lock, flags);
  2847. iwl_synchronize_irq(priv);
  2848. iwl_rfkill_unregister(priv);
  2849. iwl_dealloc_ucode_pci(priv);
  2850. if (priv->rxq.bd)
  2851. iwl_rx_queue_free(priv, &priv->rxq);
  2852. iwl_hw_txq_ctx_free(priv);
  2853. iwl_clear_stations_table(priv);
  2854. iwl_eeprom_free(priv);
  2855. /*netif_stop_queue(dev); */
  2856. flush_workqueue(priv->workqueue);
  2857. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  2858. * priv->workqueue... so we can't take down the workqueue
  2859. * until now... */
  2860. destroy_workqueue(priv->workqueue);
  2861. priv->workqueue = NULL;
  2862. free_irq(priv->pci_dev->irq, priv);
  2863. pci_disable_msi(priv->pci_dev);
  2864. pci_iounmap(pdev, priv->hw_base);
  2865. pci_release_regions(pdev);
  2866. pci_disable_device(pdev);
  2867. pci_set_drvdata(pdev, NULL);
  2868. iwl_uninit_drv(priv);
  2869. if (priv->ibss_beacon)
  2870. dev_kfree_skb(priv->ibss_beacon);
  2871. ieee80211_free_hw(priv->hw);
  2872. }
  2873. #ifdef CONFIG_PM
  2874. static int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  2875. {
  2876. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2877. if (priv->is_open) {
  2878. set_bit(STATUS_IN_SUSPEND, &priv->status);
  2879. iwl_mac_stop(priv->hw);
  2880. priv->is_open = 1;
  2881. }
  2882. pci_save_state(pdev);
  2883. pci_disable_device(pdev);
  2884. pci_set_power_state(pdev, PCI_D3hot);
  2885. return 0;
  2886. }
  2887. static int iwl_pci_resume(struct pci_dev *pdev)
  2888. {
  2889. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2890. int ret;
  2891. pci_set_power_state(pdev, PCI_D0);
  2892. ret = pci_enable_device(pdev);
  2893. if (ret)
  2894. return ret;
  2895. pci_restore_state(pdev);
  2896. iwl_enable_interrupts(priv);
  2897. if (priv->is_open)
  2898. iwl_mac_start(priv->hw);
  2899. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  2900. return 0;
  2901. }
  2902. #endif /* CONFIG_PM */
  2903. /*****************************************************************************
  2904. *
  2905. * driver and module entry point
  2906. *
  2907. *****************************************************************************/
  2908. /* Hardware specific file defines the PCI IDs table for that hardware module */
  2909. static struct pci_device_id iwl_hw_card_ids[] = {
  2910. #ifdef CONFIG_IWL4965
  2911. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  2912. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  2913. #endif /* CONFIG_IWL4965 */
  2914. #ifdef CONFIG_IWL5000
  2915. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  2916. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  2917. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  2918. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  2919. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  2920. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  2921. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  2922. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  2923. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  2924. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  2925. /* 5350 WiFi/WiMax */
  2926. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  2927. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  2928. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  2929. /* 5150 Wifi/WiMax */
  2930. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  2931. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  2932. /* 6000/6050 Series */
  2933. {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
  2934. {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
  2935. {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
  2936. {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2937. {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2938. {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
  2939. {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2940. {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
  2941. {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
  2942. {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
  2943. {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
  2944. /* 1000 Series WiFi */
  2945. {IWL_PCI_DEVICE(0x0083, PCI_ANY_ID, iwl1000_bgn_cfg)},
  2946. {IWL_PCI_DEVICE(0x0084, PCI_ANY_ID, iwl1000_bgn_cfg)},
  2947. #endif /* CONFIG_IWL5000 */
  2948. {0}
  2949. };
  2950. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  2951. static struct pci_driver iwl_driver = {
  2952. .name = DRV_NAME,
  2953. .id_table = iwl_hw_card_ids,
  2954. .probe = iwl_pci_probe,
  2955. .remove = __devexit_p(iwl_pci_remove),
  2956. #ifdef CONFIG_PM
  2957. .suspend = iwl_pci_suspend,
  2958. .resume = iwl_pci_resume,
  2959. #endif
  2960. };
  2961. static int __init iwl_init(void)
  2962. {
  2963. int ret;
  2964. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  2965. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  2966. ret = iwlagn_rate_control_register();
  2967. if (ret) {
  2968. printk(KERN_ERR DRV_NAME
  2969. "Unable to register rate control algorithm: %d\n", ret);
  2970. return ret;
  2971. }
  2972. ret = pci_register_driver(&iwl_driver);
  2973. if (ret) {
  2974. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  2975. goto error_register;
  2976. }
  2977. return ret;
  2978. error_register:
  2979. iwlagn_rate_control_unregister();
  2980. return ret;
  2981. }
  2982. static void __exit iwl_exit(void)
  2983. {
  2984. pci_unregister_driver(&iwl_driver);
  2985. iwlagn_rate_control_unregister();
  2986. }
  2987. module_exit(iwl_exit);
  2988. module_init(iwl_init);