rgmii.c 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334
  1. /*
  2. * drivers/net/ethernet/ibm/emac/rgmii.c
  3. *
  4. * Driver for PowerPC 4xx on-chip ethernet controller, RGMII bridge support.
  5. *
  6. * Copyright 2007 Benjamin Herrenschmidt, IBM Corp.
  7. * <benh@kernel.crashing.org>
  8. *
  9. * Based on the arch/ppc version of the driver:
  10. *
  11. * Copyright (c) 2004, 2005 Zultys Technologies.
  12. * Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
  13. *
  14. * Based on original work by
  15. * Matt Porter <mporter@kernel.crashing.org>
  16. * Copyright 2004 MontaVista Software, Inc.
  17. *
  18. * This program is free software; you can redistribute it and/or modify it
  19. * under the terms of the GNU General Public License as published by the
  20. * Free Software Foundation; either version 2 of the License, or (at your
  21. * option) any later version.
  22. *
  23. */
  24. #include <linux/slab.h>
  25. #include <linux/kernel.h>
  26. #include <linux/ethtool.h>
  27. #include <linux/of_address.h>
  28. #include <asm/io.h>
  29. #include "emac.h"
  30. #include "debug.h"
  31. // XXX FIXME: Axon seems to support a subset of the RGMII, we
  32. // thus need to take that into account and possibly change some
  33. // of the bit settings below that don't seem to quite match the
  34. // AXON spec
  35. /* RGMIIx_FER */
  36. #define RGMII_FER_MASK(idx) (0x7 << ((idx) * 4))
  37. #define RGMII_FER_RTBI(idx) (0x4 << ((idx) * 4))
  38. #define RGMII_FER_RGMII(idx) (0x5 << ((idx) * 4))
  39. #define RGMII_FER_TBI(idx) (0x6 << ((idx) * 4))
  40. #define RGMII_FER_GMII(idx) (0x7 << ((idx) * 4))
  41. #define RGMII_FER_MII(idx) RGMII_FER_GMII(idx)
  42. /* RGMIIx_SSR */
  43. #define RGMII_SSR_MASK(idx) (0x7 << ((idx) * 8))
  44. #define RGMII_SSR_100(idx) (0x2 << ((idx) * 8))
  45. #define RGMII_SSR_1000(idx) (0x4 << ((idx) * 8))
  46. /* RGMII bridge supports only GMII/TBI and RGMII/RTBI PHYs */
  47. static inline int rgmii_valid_mode(int phy_mode)
  48. {
  49. return phy_mode == PHY_MODE_GMII ||
  50. phy_mode == PHY_MODE_MII ||
  51. phy_mode == PHY_MODE_RGMII ||
  52. phy_mode == PHY_MODE_TBI ||
  53. phy_mode == PHY_MODE_RTBI;
  54. }
  55. static inline const char *rgmii_mode_name(int mode)
  56. {
  57. switch (mode) {
  58. case PHY_MODE_RGMII:
  59. return "RGMII";
  60. case PHY_MODE_TBI:
  61. return "TBI";
  62. case PHY_MODE_GMII:
  63. return "GMII";
  64. case PHY_MODE_MII:
  65. return "MII";
  66. case PHY_MODE_RTBI:
  67. return "RTBI";
  68. default:
  69. BUG();
  70. }
  71. }
  72. static inline u32 rgmii_mode_mask(int mode, int input)
  73. {
  74. switch (mode) {
  75. case PHY_MODE_RGMII:
  76. return RGMII_FER_RGMII(input);
  77. case PHY_MODE_TBI:
  78. return RGMII_FER_TBI(input);
  79. case PHY_MODE_GMII:
  80. return RGMII_FER_GMII(input);
  81. case PHY_MODE_MII:
  82. return RGMII_FER_MII(input);
  83. case PHY_MODE_RTBI:
  84. return RGMII_FER_RTBI(input);
  85. default:
  86. BUG();
  87. }
  88. }
  89. int rgmii_attach(struct platform_device *ofdev, int input, int mode)
  90. {
  91. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  92. struct rgmii_regs __iomem *p = dev->base;
  93. RGMII_DBG(dev, "attach(%d)" NL, input);
  94. /* Check if we need to attach to a RGMII */
  95. if (input < 0 || !rgmii_valid_mode(mode)) {
  96. printk(KERN_ERR "%s: unsupported settings !\n",
  97. ofdev->dev.of_node->full_name);
  98. return -ENODEV;
  99. }
  100. mutex_lock(&dev->lock);
  101. /* Enable this input */
  102. out_be32(&p->fer, in_be32(&p->fer) | rgmii_mode_mask(mode, input));
  103. printk(KERN_NOTICE "%s: input %d in %s mode\n",
  104. ofdev->dev.of_node->full_name, input, rgmii_mode_name(mode));
  105. ++dev->users;
  106. mutex_unlock(&dev->lock);
  107. return 0;
  108. }
  109. void rgmii_set_speed(struct platform_device *ofdev, int input, int speed)
  110. {
  111. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  112. struct rgmii_regs __iomem *p = dev->base;
  113. u32 ssr;
  114. mutex_lock(&dev->lock);
  115. ssr = in_be32(&p->ssr) & ~RGMII_SSR_MASK(input);
  116. RGMII_DBG(dev, "speed(%d, %d)" NL, input, speed);
  117. if (speed == SPEED_1000)
  118. ssr |= RGMII_SSR_1000(input);
  119. else if (speed == SPEED_100)
  120. ssr |= RGMII_SSR_100(input);
  121. out_be32(&p->ssr, ssr);
  122. mutex_unlock(&dev->lock);
  123. }
  124. void rgmii_get_mdio(struct platform_device *ofdev, int input)
  125. {
  126. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  127. struct rgmii_regs __iomem *p = dev->base;
  128. u32 fer;
  129. RGMII_DBG2(dev, "get_mdio(%d)" NL, input);
  130. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  131. return;
  132. mutex_lock(&dev->lock);
  133. fer = in_be32(&p->fer);
  134. fer |= 0x00080000u >> input;
  135. out_be32(&p->fer, fer);
  136. (void)in_be32(&p->fer);
  137. DBG2(dev, " fer = 0x%08x\n", fer);
  138. }
  139. void rgmii_put_mdio(struct platform_device *ofdev, int input)
  140. {
  141. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  142. struct rgmii_regs __iomem *p = dev->base;
  143. u32 fer;
  144. RGMII_DBG2(dev, "put_mdio(%d)" NL, input);
  145. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  146. return;
  147. fer = in_be32(&p->fer);
  148. fer &= ~(0x00080000u >> input);
  149. out_be32(&p->fer, fer);
  150. (void)in_be32(&p->fer);
  151. DBG2(dev, " fer = 0x%08x\n", fer);
  152. mutex_unlock(&dev->lock);
  153. }
  154. void rgmii_detach(struct platform_device *ofdev, int input)
  155. {
  156. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  157. struct rgmii_regs __iomem *p;
  158. BUG_ON(!dev || dev->users == 0);
  159. p = dev->base;
  160. mutex_lock(&dev->lock);
  161. RGMII_DBG(dev, "detach(%d)" NL, input);
  162. /* Disable this input */
  163. out_be32(&p->fer, in_be32(&p->fer) & ~RGMII_FER_MASK(input));
  164. --dev->users;
  165. mutex_unlock(&dev->lock);
  166. }
  167. int rgmii_get_regs_len(struct platform_device *ofdev)
  168. {
  169. return sizeof(struct emac_ethtool_regs_subhdr) +
  170. sizeof(struct rgmii_regs);
  171. }
  172. void *rgmii_dump_regs(struct platform_device *ofdev, void *buf)
  173. {
  174. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  175. struct emac_ethtool_regs_subhdr *hdr = buf;
  176. struct rgmii_regs *regs = (struct rgmii_regs *)(hdr + 1);
  177. hdr->version = 0;
  178. hdr->index = 0; /* for now, are there chips with more than one
  179. * rgmii ? if yes, then we'll add a cell_index
  180. * like we do for emac
  181. */
  182. memcpy_fromio(regs, dev->base, sizeof(struct rgmii_regs));
  183. return regs + 1;
  184. }
  185. static int rgmii_probe(struct platform_device *ofdev)
  186. {
  187. struct device_node *np = ofdev->dev.of_node;
  188. struct rgmii_instance *dev;
  189. struct resource regs;
  190. int rc;
  191. rc = -ENOMEM;
  192. dev = kzalloc(sizeof(struct rgmii_instance), GFP_KERNEL);
  193. if (dev == NULL)
  194. goto err_gone;
  195. mutex_init(&dev->lock);
  196. dev->ofdev = ofdev;
  197. rc = -ENXIO;
  198. if (of_address_to_resource(np, 0, &regs)) {
  199. printk(KERN_ERR "%s: Can't get registers address\n",
  200. np->full_name);
  201. goto err_free;
  202. }
  203. rc = -ENOMEM;
  204. dev->base = (struct rgmii_regs __iomem *)ioremap(regs.start,
  205. sizeof(struct rgmii_regs));
  206. if (dev->base == NULL) {
  207. printk(KERN_ERR "%s: Can't map device registers!\n",
  208. np->full_name);
  209. goto err_free;
  210. }
  211. /* Check for RGMII flags */
  212. if (of_get_property(ofdev->dev.of_node, "has-mdio", NULL))
  213. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  214. /* CAB lacks the right properties, fix this up */
  215. if (of_device_is_compatible(ofdev->dev.of_node, "ibm,rgmii-axon"))
  216. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  217. DBG2(dev, " Boot FER = 0x%08x, SSR = 0x%08x\n",
  218. in_be32(&dev->base->fer), in_be32(&dev->base->ssr));
  219. /* Disable all inputs by default */
  220. out_be32(&dev->base->fer, 0);
  221. printk(KERN_INFO
  222. "RGMII %s initialized with%s MDIO support\n",
  223. ofdev->dev.of_node->full_name,
  224. (dev->flags & EMAC_RGMII_FLAG_HAS_MDIO) ? "" : "out");
  225. wmb();
  226. platform_set_drvdata(ofdev, dev);
  227. return 0;
  228. err_free:
  229. kfree(dev);
  230. err_gone:
  231. return rc;
  232. }
  233. static int rgmii_remove(struct platform_device *ofdev)
  234. {
  235. struct rgmii_instance *dev = platform_get_drvdata(ofdev);
  236. WARN_ON(dev->users != 0);
  237. iounmap(dev->base);
  238. kfree(dev);
  239. return 0;
  240. }
  241. static struct of_device_id rgmii_match[] =
  242. {
  243. {
  244. .compatible = "ibm,rgmii",
  245. },
  246. {
  247. .type = "emac-rgmii",
  248. },
  249. {},
  250. };
  251. static struct platform_driver rgmii_driver = {
  252. .driver = {
  253. .name = "emac-rgmii",
  254. .owner = THIS_MODULE,
  255. .of_match_table = rgmii_match,
  256. },
  257. .probe = rgmii_probe,
  258. .remove = rgmii_remove,
  259. };
  260. int __init rgmii_init(void)
  261. {
  262. return platform_driver_register(&rgmii_driver);
  263. }
  264. void rgmii_exit(void)
  265. {
  266. platform_driver_unregister(&rgmii_driver);
  267. }