pci.h 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197
  1. #ifndef DRIVERS_PCI_H
  2. #define DRIVERS_PCI_H
  3. #define PCI_CFG_SPACE_SIZE 256
  4. #define PCI_CFG_SPACE_EXP_SIZE 4096
  5. /* Functions internal to the PCI core code */
  6. extern int pci_uevent(struct device *dev, struct kobj_uevent_env *env);
  7. extern int pci_create_sysfs_dev_files(struct pci_dev *pdev);
  8. extern void pci_remove_sysfs_dev_files(struct pci_dev *pdev);
  9. extern void pci_cleanup_rom(struct pci_dev *dev);
  10. #ifdef HAVE_PCI_MMAP
  11. extern int pci_mmap_fits(struct pci_dev *pdev, int resno,
  12. struct vm_area_struct *vma);
  13. #endif
  14. /**
  15. * struct pci_platform_pm_ops - Firmware PM callbacks
  16. *
  17. * @is_manageable: returns 'true' if given device is power manageable by the
  18. * platform firmware
  19. *
  20. * @set_state: invokes the platform firmware to set the device's power state
  21. *
  22. * @choose_state: returns PCI power state of given device preferred by the
  23. * platform; to be used during system-wide transitions from a
  24. * sleeping state to the working state and vice versa
  25. *
  26. * @can_wakeup: returns 'true' if given device is capable of waking up the
  27. * system from a sleeping state
  28. *
  29. * @sleep_wake: enables/disables the system wake up capability of given device
  30. *
  31. * If given platform is generally capable of power managing PCI devices, all of
  32. * these callbacks are mandatory.
  33. */
  34. struct pci_platform_pm_ops {
  35. bool (*is_manageable)(struct pci_dev *dev);
  36. int (*set_state)(struct pci_dev *dev, pci_power_t state);
  37. pci_power_t (*choose_state)(struct pci_dev *dev);
  38. bool (*can_wakeup)(struct pci_dev *dev);
  39. int (*sleep_wake)(struct pci_dev *dev, bool enable);
  40. };
  41. extern int pci_set_platform_pm(struct pci_platform_pm_ops *ops);
  42. extern void pci_update_current_state(struct pci_dev *dev, pci_power_t state);
  43. extern void pci_disable_enabled_device(struct pci_dev *dev);
  44. extern void pci_pm_init(struct pci_dev *dev);
  45. extern void platform_pci_wakeup_init(struct pci_dev *dev);
  46. extern void pci_allocate_cap_save_buffers(struct pci_dev *dev);
  47. static inline bool pci_is_bridge(struct pci_dev *pci_dev)
  48. {
  49. return !!(pci_dev->subordinate);
  50. }
  51. extern int pci_user_read_config_byte(struct pci_dev *dev, int where, u8 *val);
  52. extern int pci_user_read_config_word(struct pci_dev *dev, int where, u16 *val);
  53. extern int pci_user_read_config_dword(struct pci_dev *dev, int where, u32 *val);
  54. extern int pci_user_write_config_byte(struct pci_dev *dev, int where, u8 val);
  55. extern int pci_user_write_config_word(struct pci_dev *dev, int where, u16 val);
  56. extern int pci_user_write_config_dword(struct pci_dev *dev, int where, u32 val);
  57. struct pci_vpd_ops {
  58. ssize_t (*read)(struct pci_dev *dev, loff_t pos, size_t count, void *buf);
  59. ssize_t (*write)(struct pci_dev *dev, loff_t pos, size_t count, const void *buf);
  60. void (*release)(struct pci_dev *dev);
  61. };
  62. struct pci_vpd {
  63. unsigned int len;
  64. const struct pci_vpd_ops *ops;
  65. struct bin_attribute *attr; /* descriptor for sysfs VPD entry */
  66. };
  67. extern int pci_vpd_pci22_init(struct pci_dev *dev);
  68. static inline void pci_vpd_release(struct pci_dev *dev)
  69. {
  70. if (dev->vpd)
  71. dev->vpd->ops->release(dev);
  72. }
  73. /* PCI /proc functions */
  74. #ifdef CONFIG_PROC_FS
  75. extern int pci_proc_attach_device(struct pci_dev *dev);
  76. extern int pci_proc_detach_device(struct pci_dev *dev);
  77. extern int pci_proc_detach_bus(struct pci_bus *bus);
  78. #else
  79. static inline int pci_proc_attach_device(struct pci_dev *dev) { return 0; }
  80. static inline int pci_proc_detach_device(struct pci_dev *dev) { return 0; }
  81. static inline int pci_proc_detach_bus(struct pci_bus *bus) { return 0; }
  82. #endif
  83. /* Functions for PCI Hotplug drivers to use */
  84. extern unsigned int pci_do_scan_bus(struct pci_bus *bus);
  85. #ifdef HAVE_PCI_LEGACY
  86. extern void pci_create_legacy_files(struct pci_bus *bus);
  87. extern void pci_remove_legacy_files(struct pci_bus *bus);
  88. #else
  89. static inline void pci_create_legacy_files(struct pci_bus *bus) { return; }
  90. static inline void pci_remove_legacy_files(struct pci_bus *bus) { return; }
  91. #endif
  92. /* Lock for read/write access to pci device and bus lists */
  93. extern struct rw_semaphore pci_bus_sem;
  94. extern unsigned int pci_pm_d3_delay;
  95. #ifdef CONFIG_PCI_MSI
  96. void pci_no_msi(void);
  97. extern void pci_msi_init_pci_dev(struct pci_dev *dev);
  98. #else
  99. static inline void pci_no_msi(void) { }
  100. static inline void pci_msi_init_pci_dev(struct pci_dev *dev) { }
  101. #endif
  102. #ifdef CONFIG_PCIEAER
  103. void pci_no_aer(void);
  104. #else
  105. static inline void pci_no_aer(void) { }
  106. #endif
  107. static inline int pci_no_d1d2(struct pci_dev *dev)
  108. {
  109. unsigned int parent_dstates = 0;
  110. if (dev->bus->self)
  111. parent_dstates = dev->bus->self->no_d1d2;
  112. return (dev->no_d1d2 || parent_dstates);
  113. }
  114. extern int pcie_mch_quirk;
  115. extern struct device_attribute pci_dev_attrs[];
  116. extern struct device_attribute dev_attr_cpuaffinity;
  117. extern struct device_attribute dev_attr_cpulistaffinity;
  118. /**
  119. * pci_match_one_device - Tell if a PCI device structure has a matching
  120. * PCI device id structure
  121. * @id: single PCI device id structure to match
  122. * @dev: the PCI device structure to match against
  123. *
  124. * Returns the matching pci_device_id structure or %NULL if there is no match.
  125. */
  126. static inline const struct pci_device_id *
  127. pci_match_one_device(const struct pci_device_id *id, const struct pci_dev *dev)
  128. {
  129. if ((id->vendor == PCI_ANY_ID || id->vendor == dev->vendor) &&
  130. (id->device == PCI_ANY_ID || id->device == dev->device) &&
  131. (id->subvendor == PCI_ANY_ID || id->subvendor == dev->subsystem_vendor) &&
  132. (id->subdevice == PCI_ANY_ID || id->subdevice == dev->subsystem_device) &&
  133. !((id->class ^ dev->class) & id->class_mask))
  134. return id;
  135. return NULL;
  136. }
  137. struct pci_dev *pci_find_upstream_pcie_bridge(struct pci_dev *pdev);
  138. /* PCI slot sysfs helper code */
  139. #define to_pci_slot(s) container_of(s, struct pci_slot, kobj)
  140. extern struct kset *pci_slots_kset;
  141. struct pci_slot_attribute {
  142. struct attribute attr;
  143. ssize_t (*show)(struct pci_slot *, char *);
  144. ssize_t (*store)(struct pci_slot *, const char *, size_t);
  145. };
  146. #define to_pci_slot_attr(s) container_of(s, struct pci_slot_attribute, attr)
  147. enum pci_bar_type {
  148. pci_bar_unknown, /* Standard PCI BAR probe */
  149. pci_bar_io, /* An io port BAR */
  150. pci_bar_mem32, /* A 32-bit memory BAR */
  151. pci_bar_mem64, /* A 64-bit memory BAR */
  152. };
  153. extern int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type,
  154. struct resource *res, unsigned int reg);
  155. extern int pci_resource_bar(struct pci_dev *dev, int resno,
  156. enum pci_bar_type *type);
  157. extern int pci_bus_add_child(struct pci_bus *bus);
  158. extern void pci_enable_ari(struct pci_dev *dev);
  159. /**
  160. * pci_ari_enabled - query ARI forwarding status
  161. * @bus: the PCI bus
  162. *
  163. * Returns 1 if ARI forwarding is enabled, or 0 if not enabled;
  164. */
  165. static inline int pci_ari_enabled(struct pci_bus *bus)
  166. {
  167. return bus->self && bus->self->ari_enabled;
  168. }
  169. #endif /* DRIVERS_PCI_H */