main.c 58 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411
  1. /*
  2. * Copyright (c) 2008-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include <linux/delay.h>
  18. #include "ath9k.h"
  19. #include "btcoex.h"
  20. static u8 parse_mpdudensity(u8 mpdudensity)
  21. {
  22. /*
  23. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  24. * 0 for no restriction
  25. * 1 for 1/4 us
  26. * 2 for 1/2 us
  27. * 3 for 1 us
  28. * 4 for 2 us
  29. * 5 for 4 us
  30. * 6 for 8 us
  31. * 7 for 16 us
  32. */
  33. switch (mpdudensity) {
  34. case 0:
  35. return 0;
  36. case 1:
  37. case 2:
  38. case 3:
  39. /* Our lower layer calculations limit our precision to
  40. 1 microsecond */
  41. return 1;
  42. case 4:
  43. return 2;
  44. case 5:
  45. return 4;
  46. case 6:
  47. return 8;
  48. case 7:
  49. return 16;
  50. default:
  51. return 0;
  52. }
  53. }
  54. static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
  55. {
  56. bool pending = false;
  57. spin_lock_bh(&txq->axq_lock);
  58. if (txq->axq_depth || !list_empty(&txq->axq_acq))
  59. pending = true;
  60. spin_unlock_bh(&txq->axq_lock);
  61. return pending;
  62. }
  63. static bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  64. {
  65. unsigned long flags;
  66. bool ret;
  67. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  68. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  69. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  70. return ret;
  71. }
  72. void ath9k_ps_wakeup(struct ath_softc *sc)
  73. {
  74. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  75. unsigned long flags;
  76. enum ath9k_power_mode power_mode;
  77. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  78. if (++sc->ps_usecount != 1)
  79. goto unlock;
  80. power_mode = sc->sc_ah->power_mode;
  81. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  82. /*
  83. * While the hardware is asleep, the cycle counters contain no
  84. * useful data. Better clear them now so that they don't mess up
  85. * survey data results.
  86. */
  87. if (power_mode != ATH9K_PM_AWAKE) {
  88. spin_lock(&common->cc_lock);
  89. ath_hw_cycle_counters_update(common);
  90. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  91. spin_unlock(&common->cc_lock);
  92. }
  93. unlock:
  94. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  95. }
  96. void ath9k_ps_restore(struct ath_softc *sc)
  97. {
  98. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  99. enum ath9k_power_mode mode;
  100. unsigned long flags;
  101. bool reset;
  102. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  103. if (--sc->ps_usecount != 0)
  104. goto unlock;
  105. if (sc->ps_idle) {
  106. ath9k_hw_setrxabort(sc->sc_ah, 1);
  107. ath9k_hw_stopdmarecv(sc->sc_ah, &reset);
  108. mode = ATH9K_PM_FULL_SLEEP;
  109. } else if (sc->ps_enabled &&
  110. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  111. PS_WAIT_FOR_CAB |
  112. PS_WAIT_FOR_PSPOLL_DATA |
  113. PS_WAIT_FOR_TX_ACK))) {
  114. mode = ATH9K_PM_NETWORK_SLEEP;
  115. } else {
  116. goto unlock;
  117. }
  118. spin_lock(&common->cc_lock);
  119. ath_hw_cycle_counters_update(common);
  120. spin_unlock(&common->cc_lock);
  121. ath9k_hw_setpower(sc->sc_ah, mode);
  122. unlock:
  123. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  124. }
  125. void ath_start_ani(struct ath_common *common)
  126. {
  127. struct ath_hw *ah = common->ah;
  128. unsigned long timestamp = jiffies_to_msecs(jiffies);
  129. struct ath_softc *sc = (struct ath_softc *) common->priv;
  130. if (!(sc->sc_flags & SC_OP_ANI_RUN))
  131. return;
  132. if (sc->sc_flags & SC_OP_OFFCHANNEL)
  133. return;
  134. common->ani.longcal_timer = timestamp;
  135. common->ani.shortcal_timer = timestamp;
  136. common->ani.checkani_timer = timestamp;
  137. mod_timer(&common->ani.timer,
  138. jiffies +
  139. msecs_to_jiffies((u32)ah->config.ani_poll_interval));
  140. }
  141. static void ath_update_survey_nf(struct ath_softc *sc, int channel)
  142. {
  143. struct ath_hw *ah = sc->sc_ah;
  144. struct ath9k_channel *chan = &ah->channels[channel];
  145. struct survey_info *survey = &sc->survey[channel];
  146. if (chan->noisefloor) {
  147. survey->filled |= SURVEY_INFO_NOISE_DBM;
  148. survey->noise = ath9k_hw_getchan_noise(ah, chan);
  149. }
  150. }
  151. /*
  152. * Updates the survey statistics and returns the busy time since last
  153. * update in %, if the measurement duration was long enough for the
  154. * result to be useful, -1 otherwise.
  155. */
  156. static int ath_update_survey_stats(struct ath_softc *sc)
  157. {
  158. struct ath_hw *ah = sc->sc_ah;
  159. struct ath_common *common = ath9k_hw_common(ah);
  160. int pos = ah->curchan - &ah->channels[0];
  161. struct survey_info *survey = &sc->survey[pos];
  162. struct ath_cycle_counters *cc = &common->cc_survey;
  163. unsigned int div = common->clockrate * 1000;
  164. int ret = 0;
  165. if (!ah->curchan)
  166. return -1;
  167. if (ah->power_mode == ATH9K_PM_AWAKE)
  168. ath_hw_cycle_counters_update(common);
  169. if (cc->cycles > 0) {
  170. survey->filled |= SURVEY_INFO_CHANNEL_TIME |
  171. SURVEY_INFO_CHANNEL_TIME_BUSY |
  172. SURVEY_INFO_CHANNEL_TIME_RX |
  173. SURVEY_INFO_CHANNEL_TIME_TX;
  174. survey->channel_time += cc->cycles / div;
  175. survey->channel_time_busy += cc->rx_busy / div;
  176. survey->channel_time_rx += cc->rx_frame / div;
  177. survey->channel_time_tx += cc->tx_frame / div;
  178. }
  179. if (cc->cycles < div)
  180. return -1;
  181. if (cc->cycles > 0)
  182. ret = cc->rx_busy * 100 / cc->cycles;
  183. memset(cc, 0, sizeof(*cc));
  184. ath_update_survey_nf(sc, pos);
  185. return ret;
  186. }
  187. static void __ath_cancel_work(struct ath_softc *sc)
  188. {
  189. cancel_work_sync(&sc->paprd_work);
  190. cancel_work_sync(&sc->hw_check_work);
  191. cancel_delayed_work_sync(&sc->tx_complete_work);
  192. cancel_delayed_work_sync(&sc->hw_pll_work);
  193. }
  194. static void ath_cancel_work(struct ath_softc *sc)
  195. {
  196. __ath_cancel_work(sc);
  197. cancel_work_sync(&sc->hw_reset_work);
  198. }
  199. static bool ath_prepare_reset(struct ath_softc *sc, bool retry_tx, bool flush)
  200. {
  201. struct ath_hw *ah = sc->sc_ah;
  202. struct ath_common *common = ath9k_hw_common(ah);
  203. bool ret = true;
  204. ieee80211_stop_queues(sc->hw);
  205. sc->hw_busy_count = 0;
  206. del_timer_sync(&common->ani.timer);
  207. del_timer_sync(&sc->rx_poll_timer);
  208. ath9k_debug_samp_bb_mac(sc);
  209. ath9k_hw_disable_interrupts(ah);
  210. if (!ath_stoprecv(sc))
  211. ret = false;
  212. if (!ath_drain_all_txq(sc, retry_tx))
  213. ret = false;
  214. if (!flush) {
  215. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  216. ath_rx_tasklet(sc, 1, true);
  217. ath_rx_tasklet(sc, 1, false);
  218. } else {
  219. ath_flushrecv(sc);
  220. }
  221. return ret;
  222. }
  223. static bool ath_complete_reset(struct ath_softc *sc, bool start)
  224. {
  225. struct ath_hw *ah = sc->sc_ah;
  226. struct ath_common *common = ath9k_hw_common(ah);
  227. if (ath_startrecv(sc) != 0) {
  228. ath_err(common, "Unable to restart recv logic\n");
  229. return false;
  230. }
  231. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  232. sc->config.txpowlimit, &sc->curtxpow);
  233. ath9k_hw_set_interrupts(ah);
  234. ath9k_hw_enable_interrupts(ah);
  235. if (!(sc->sc_flags & (SC_OP_OFFCHANNEL)) && start) {
  236. if (sc->sc_flags & SC_OP_BEACONS)
  237. ath_set_beacon(sc);
  238. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  239. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work, HZ/2);
  240. ath_start_rx_poll(sc, 3);
  241. if (!common->disable_ani)
  242. ath_start_ani(common);
  243. }
  244. if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx != 3) {
  245. struct ath_hw_antcomb_conf div_ant_conf;
  246. u8 lna_conf;
  247. ath9k_hw_antdiv_comb_conf_get(ah, &div_ant_conf);
  248. if (sc->ant_rx == 1)
  249. lna_conf = ATH_ANT_DIV_COMB_LNA1;
  250. else
  251. lna_conf = ATH_ANT_DIV_COMB_LNA2;
  252. div_ant_conf.main_lna_conf = lna_conf;
  253. div_ant_conf.alt_lna_conf = lna_conf;
  254. ath9k_hw_antdiv_comb_conf_set(ah, &div_ant_conf);
  255. }
  256. ieee80211_wake_queues(sc->hw);
  257. return true;
  258. }
  259. static int ath_reset_internal(struct ath_softc *sc, struct ath9k_channel *hchan,
  260. bool retry_tx)
  261. {
  262. struct ath_hw *ah = sc->sc_ah;
  263. struct ath_common *common = ath9k_hw_common(ah);
  264. struct ath9k_hw_cal_data *caldata = NULL;
  265. bool fastcc = true;
  266. bool flush = false;
  267. int r;
  268. __ath_cancel_work(sc);
  269. spin_lock_bh(&sc->sc_pcu_lock);
  270. if (!(sc->sc_flags & SC_OP_OFFCHANNEL)) {
  271. fastcc = false;
  272. caldata = &sc->caldata;
  273. }
  274. if (!hchan) {
  275. fastcc = false;
  276. flush = true;
  277. hchan = ah->curchan;
  278. }
  279. if (!ath_prepare_reset(sc, retry_tx, flush))
  280. fastcc = false;
  281. ath_dbg(common, CONFIG, "Reset to %u MHz, HT40: %d fastcc: %d\n",
  282. hchan->channel, IS_CHAN_HT40(hchan), fastcc);
  283. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  284. if (r) {
  285. ath_err(common,
  286. "Unable to reset channel, reset status %d\n", r);
  287. goto out;
  288. }
  289. if (!ath_complete_reset(sc, true))
  290. r = -EIO;
  291. out:
  292. spin_unlock_bh(&sc->sc_pcu_lock);
  293. return r;
  294. }
  295. /*
  296. * Set/change channels. If the channel is really being changed, it's done
  297. * by reseting the chip. To accomplish this we must first cleanup any pending
  298. * DMA, then restart stuff.
  299. */
  300. static int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  301. struct ath9k_channel *hchan)
  302. {
  303. int r;
  304. if (sc->sc_flags & SC_OP_INVALID)
  305. return -EIO;
  306. r = ath_reset_internal(sc, hchan, false);
  307. return r;
  308. }
  309. static void ath_paprd_activate(struct ath_softc *sc)
  310. {
  311. struct ath_hw *ah = sc->sc_ah;
  312. struct ath9k_hw_cal_data *caldata = ah->caldata;
  313. int chain;
  314. if (!caldata || !caldata->paprd_done)
  315. return;
  316. ath9k_ps_wakeup(sc);
  317. ar9003_paprd_enable(ah, false);
  318. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  319. if (!(ah->txchainmask & BIT(chain)))
  320. continue;
  321. ar9003_paprd_populate_single_table(ah, caldata, chain);
  322. }
  323. ar9003_paprd_enable(ah, true);
  324. ath9k_ps_restore(sc);
  325. }
  326. static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)
  327. {
  328. struct ieee80211_hw *hw = sc->hw;
  329. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(skb);
  330. struct ath_hw *ah = sc->sc_ah;
  331. struct ath_common *common = ath9k_hw_common(ah);
  332. struct ath_tx_control txctl;
  333. int time_left;
  334. memset(&txctl, 0, sizeof(txctl));
  335. txctl.txq = sc->tx.txq_map[WME_AC_BE];
  336. memset(tx_info, 0, sizeof(*tx_info));
  337. tx_info->band = hw->conf.channel->band;
  338. tx_info->flags |= IEEE80211_TX_CTL_NO_ACK;
  339. tx_info->control.rates[0].idx = 0;
  340. tx_info->control.rates[0].count = 1;
  341. tx_info->control.rates[0].flags = IEEE80211_TX_RC_MCS;
  342. tx_info->control.rates[1].idx = -1;
  343. init_completion(&sc->paprd_complete);
  344. txctl.paprd = BIT(chain);
  345. if (ath_tx_start(hw, skb, &txctl) != 0) {
  346. ath_dbg(common, CALIBRATE, "PAPRD TX failed\n");
  347. dev_kfree_skb_any(skb);
  348. return false;
  349. }
  350. time_left = wait_for_completion_timeout(&sc->paprd_complete,
  351. msecs_to_jiffies(ATH_PAPRD_TIMEOUT));
  352. if (!time_left)
  353. ath_dbg(common, CALIBRATE,
  354. "Timeout waiting for paprd training on TX chain %d\n",
  355. chain);
  356. return !!time_left;
  357. }
  358. void ath_paprd_calibrate(struct work_struct *work)
  359. {
  360. struct ath_softc *sc = container_of(work, struct ath_softc, paprd_work);
  361. struct ieee80211_hw *hw = sc->hw;
  362. struct ath_hw *ah = sc->sc_ah;
  363. struct ieee80211_hdr *hdr;
  364. struct sk_buff *skb = NULL;
  365. struct ath9k_hw_cal_data *caldata = ah->caldata;
  366. struct ath_common *common = ath9k_hw_common(ah);
  367. int ftype;
  368. int chain_ok = 0;
  369. int chain;
  370. int len = 1800;
  371. if (!caldata)
  372. return;
  373. ath9k_ps_wakeup(sc);
  374. if (ar9003_paprd_init_table(ah) < 0)
  375. goto fail_paprd;
  376. skb = alloc_skb(len, GFP_KERNEL);
  377. if (!skb)
  378. goto fail_paprd;
  379. skb_put(skb, len);
  380. memset(skb->data, 0, len);
  381. hdr = (struct ieee80211_hdr *)skb->data;
  382. ftype = IEEE80211_FTYPE_DATA | IEEE80211_STYPE_NULLFUNC;
  383. hdr->frame_control = cpu_to_le16(ftype);
  384. hdr->duration_id = cpu_to_le16(10);
  385. memcpy(hdr->addr1, hw->wiphy->perm_addr, ETH_ALEN);
  386. memcpy(hdr->addr2, hw->wiphy->perm_addr, ETH_ALEN);
  387. memcpy(hdr->addr3, hw->wiphy->perm_addr, ETH_ALEN);
  388. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  389. if (!(ah->txchainmask & BIT(chain)))
  390. continue;
  391. chain_ok = 0;
  392. ath_dbg(common, CALIBRATE,
  393. "Sending PAPRD frame for thermal measurement on chain %d\n",
  394. chain);
  395. if (!ath_paprd_send_frame(sc, skb, chain))
  396. goto fail_paprd;
  397. ar9003_paprd_setup_gain_table(ah, chain);
  398. ath_dbg(common, CALIBRATE,
  399. "Sending PAPRD training frame on chain %d\n", chain);
  400. if (!ath_paprd_send_frame(sc, skb, chain))
  401. goto fail_paprd;
  402. if (!ar9003_paprd_is_done(ah)) {
  403. ath_dbg(common, CALIBRATE,
  404. "PAPRD not yet done on chain %d\n", chain);
  405. break;
  406. }
  407. if (ar9003_paprd_create_curve(ah, caldata, chain)) {
  408. ath_dbg(common, CALIBRATE,
  409. "PAPRD create curve failed on chain %d\n",
  410. chain);
  411. break;
  412. }
  413. chain_ok = 1;
  414. }
  415. kfree_skb(skb);
  416. if (chain_ok) {
  417. caldata->paprd_done = true;
  418. ath_paprd_activate(sc);
  419. }
  420. fail_paprd:
  421. ath9k_ps_restore(sc);
  422. }
  423. /*
  424. * This routine performs the periodic noise floor calibration function
  425. * that is used to adjust and optimize the chip performance. This
  426. * takes environmental changes (location, temperature) into account.
  427. * When the task is complete, it reschedules itself depending on the
  428. * appropriate interval that was calculated.
  429. */
  430. void ath_ani_calibrate(unsigned long data)
  431. {
  432. struct ath_softc *sc = (struct ath_softc *)data;
  433. struct ath_hw *ah = sc->sc_ah;
  434. struct ath_common *common = ath9k_hw_common(ah);
  435. bool longcal = false;
  436. bool shortcal = false;
  437. bool aniflag = false;
  438. unsigned int timestamp = jiffies_to_msecs(jiffies);
  439. u32 cal_interval, short_cal_interval, long_cal_interval;
  440. unsigned long flags;
  441. if (ah->caldata && ah->caldata->nfcal_interference)
  442. long_cal_interval = ATH_LONG_CALINTERVAL_INT;
  443. else
  444. long_cal_interval = ATH_LONG_CALINTERVAL;
  445. short_cal_interval = (ah->opmode == NL80211_IFTYPE_AP) ?
  446. ATH_AP_SHORT_CALINTERVAL : ATH_STA_SHORT_CALINTERVAL;
  447. /* Only calibrate if awake */
  448. if (sc->sc_ah->power_mode != ATH9K_PM_AWAKE)
  449. goto set_timer;
  450. ath9k_ps_wakeup(sc);
  451. /* Long calibration runs independently of short calibration. */
  452. if ((timestamp - common->ani.longcal_timer) >= long_cal_interval) {
  453. longcal = true;
  454. common->ani.longcal_timer = timestamp;
  455. }
  456. /* Short calibration applies only while caldone is false */
  457. if (!common->ani.caldone) {
  458. if ((timestamp - common->ani.shortcal_timer) >= short_cal_interval) {
  459. shortcal = true;
  460. common->ani.shortcal_timer = timestamp;
  461. common->ani.resetcal_timer = timestamp;
  462. }
  463. } else {
  464. if ((timestamp - common->ani.resetcal_timer) >=
  465. ATH_RESTART_CALINTERVAL) {
  466. common->ani.caldone = ath9k_hw_reset_calvalid(ah);
  467. if (common->ani.caldone)
  468. common->ani.resetcal_timer = timestamp;
  469. }
  470. }
  471. /* Verify whether we must check ANI */
  472. if (sc->sc_ah->config.enable_ani
  473. && (timestamp - common->ani.checkani_timer) >=
  474. ah->config.ani_poll_interval) {
  475. aniflag = true;
  476. common->ani.checkani_timer = timestamp;
  477. }
  478. /* Call ANI routine if necessary */
  479. if (aniflag) {
  480. spin_lock_irqsave(&common->cc_lock, flags);
  481. ath9k_hw_ani_monitor(ah, ah->curchan);
  482. ath_update_survey_stats(sc);
  483. spin_unlock_irqrestore(&common->cc_lock, flags);
  484. }
  485. /* Perform calibration if necessary */
  486. if (longcal || shortcal) {
  487. common->ani.caldone =
  488. ath9k_hw_calibrate(ah, ah->curchan,
  489. ah->rxchainmask, longcal);
  490. }
  491. ath_dbg(common, ANI,
  492. "Calibration @%lu finished: %s %s %s, caldone: %s\n",
  493. jiffies,
  494. longcal ? "long" : "", shortcal ? "short" : "",
  495. aniflag ? "ani" : "", common->ani.caldone ? "true" : "false");
  496. ath9k_ps_restore(sc);
  497. set_timer:
  498. /*
  499. * Set timer interval based on previous results.
  500. * The interval must be the shortest necessary to satisfy ANI,
  501. * short calibration and long calibration.
  502. */
  503. ath9k_debug_samp_bb_mac(sc);
  504. cal_interval = ATH_LONG_CALINTERVAL;
  505. if (sc->sc_ah->config.enable_ani)
  506. cal_interval = min(cal_interval,
  507. (u32)ah->config.ani_poll_interval);
  508. if (!common->ani.caldone)
  509. cal_interval = min(cal_interval, (u32)short_cal_interval);
  510. mod_timer(&common->ani.timer, jiffies + msecs_to_jiffies(cal_interval));
  511. if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_PAPRD) && ah->caldata) {
  512. if (!ah->caldata->paprd_done)
  513. ieee80211_queue_work(sc->hw, &sc->paprd_work);
  514. else if (!ah->paprd_table_write_done)
  515. ath_paprd_activate(sc);
  516. }
  517. }
  518. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta,
  519. struct ieee80211_vif *vif)
  520. {
  521. struct ath_node *an;
  522. an = (struct ath_node *)sta->drv_priv;
  523. #ifdef CONFIG_ATH9K_DEBUGFS
  524. spin_lock(&sc->nodes_lock);
  525. list_add(&an->list, &sc->nodes);
  526. spin_unlock(&sc->nodes_lock);
  527. #endif
  528. an->sta = sta;
  529. an->vif = vif;
  530. if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) {
  531. ath_tx_node_init(sc, an);
  532. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  533. sta->ht_cap.ampdu_factor);
  534. an->mpdudensity = parse_mpdudensity(sta->ht_cap.ampdu_density);
  535. }
  536. }
  537. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  538. {
  539. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  540. #ifdef CONFIG_ATH9K_DEBUGFS
  541. spin_lock(&sc->nodes_lock);
  542. list_del(&an->list);
  543. spin_unlock(&sc->nodes_lock);
  544. an->sta = NULL;
  545. #endif
  546. if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  547. ath_tx_node_cleanup(sc, an);
  548. }
  549. void ath9k_tasklet(unsigned long data)
  550. {
  551. struct ath_softc *sc = (struct ath_softc *)data;
  552. struct ath_hw *ah = sc->sc_ah;
  553. struct ath_common *common = ath9k_hw_common(ah);
  554. u32 status = sc->intrstatus;
  555. u32 rxmask;
  556. ath9k_ps_wakeup(sc);
  557. spin_lock(&sc->sc_pcu_lock);
  558. if ((status & ATH9K_INT_FATAL) ||
  559. (status & ATH9K_INT_BB_WATCHDOG)) {
  560. #ifdef CONFIG_ATH9K_DEBUGFS
  561. enum ath_reset_type type;
  562. if (status & ATH9K_INT_FATAL)
  563. type = RESET_TYPE_FATAL_INT;
  564. else
  565. type = RESET_TYPE_BB_WATCHDOG;
  566. RESET_STAT_INC(sc, type);
  567. #endif
  568. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  569. goto out;
  570. }
  571. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  572. /*
  573. * TSF sync does not look correct; remain awake to sync with
  574. * the next Beacon.
  575. */
  576. ath_dbg(common, PS, "TSFOOR - Sync with next Beacon\n");
  577. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  578. }
  579. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  580. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  581. ATH9K_INT_RXORN);
  582. else
  583. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  584. if (status & rxmask) {
  585. /* Check for high priority Rx first */
  586. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  587. (status & ATH9K_INT_RXHP))
  588. ath_rx_tasklet(sc, 0, true);
  589. ath_rx_tasklet(sc, 0, false);
  590. }
  591. if (status & ATH9K_INT_TX) {
  592. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  593. ath_tx_edma_tasklet(sc);
  594. else
  595. ath_tx_tasklet(sc);
  596. }
  597. ath9k_btcoex_handle_interrupt(sc, status);
  598. out:
  599. /* re-enable hardware interrupt */
  600. ath9k_hw_enable_interrupts(ah);
  601. spin_unlock(&sc->sc_pcu_lock);
  602. ath9k_ps_restore(sc);
  603. }
  604. irqreturn_t ath_isr(int irq, void *dev)
  605. {
  606. #define SCHED_INTR ( \
  607. ATH9K_INT_FATAL | \
  608. ATH9K_INT_BB_WATCHDOG | \
  609. ATH9K_INT_RXORN | \
  610. ATH9K_INT_RXEOL | \
  611. ATH9K_INT_RX | \
  612. ATH9K_INT_RXLP | \
  613. ATH9K_INT_RXHP | \
  614. ATH9K_INT_TX | \
  615. ATH9K_INT_BMISS | \
  616. ATH9K_INT_CST | \
  617. ATH9K_INT_TSFOOR | \
  618. ATH9K_INT_GENTIMER | \
  619. ATH9K_INT_MCI)
  620. struct ath_softc *sc = dev;
  621. struct ath_hw *ah = sc->sc_ah;
  622. struct ath_common *common = ath9k_hw_common(ah);
  623. enum ath9k_int status;
  624. bool sched = false;
  625. /*
  626. * The hardware is not ready/present, don't
  627. * touch anything. Note this can happen early
  628. * on if the IRQ is shared.
  629. */
  630. if (sc->sc_flags & SC_OP_INVALID)
  631. return IRQ_NONE;
  632. /* shared irq, not for us */
  633. if (!ath9k_hw_intrpend(ah))
  634. return IRQ_NONE;
  635. /*
  636. * Figure out the reason(s) for the interrupt. Note
  637. * that the hal returns a pseudo-ISR that may include
  638. * bits we haven't explicitly enabled so we mask the
  639. * value to insure we only process bits we requested.
  640. */
  641. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  642. status &= ah->imask; /* discard unasked-for bits */
  643. /*
  644. * If there are no status bits set, then this interrupt was not
  645. * for me (should have been caught above).
  646. */
  647. if (!status)
  648. return IRQ_NONE;
  649. /* Cache the status */
  650. sc->intrstatus = status;
  651. if (status & SCHED_INTR)
  652. sched = true;
  653. /*
  654. * If a FATAL or RXORN interrupt is received, we have to reset the
  655. * chip immediately.
  656. */
  657. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  658. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  659. goto chip_reset;
  660. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  661. (status & ATH9K_INT_BB_WATCHDOG)) {
  662. spin_lock(&common->cc_lock);
  663. ath_hw_cycle_counters_update(common);
  664. ar9003_hw_bb_watchdog_dbg_info(ah);
  665. spin_unlock(&common->cc_lock);
  666. goto chip_reset;
  667. }
  668. if (status & ATH9K_INT_SWBA)
  669. tasklet_schedule(&sc->bcon_tasklet);
  670. if (status & ATH9K_INT_TXURN)
  671. ath9k_hw_updatetxtriglevel(ah, true);
  672. if (status & ATH9K_INT_RXEOL) {
  673. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  674. ath9k_hw_set_interrupts(ah);
  675. }
  676. if (status & ATH9K_INT_MIB) {
  677. /*
  678. * Disable interrupts until we service the MIB
  679. * interrupt; otherwise it will continue to
  680. * fire.
  681. */
  682. ath9k_hw_disable_interrupts(ah);
  683. /*
  684. * Let the hal handle the event. We assume
  685. * it will clear whatever condition caused
  686. * the interrupt.
  687. */
  688. spin_lock(&common->cc_lock);
  689. ath9k_hw_proc_mib_event(ah);
  690. spin_unlock(&common->cc_lock);
  691. ath9k_hw_enable_interrupts(ah);
  692. }
  693. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  694. if (status & ATH9K_INT_TIM_TIMER) {
  695. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  696. goto chip_reset;
  697. /* Clear RxAbort bit so that we can
  698. * receive frames */
  699. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  700. ath9k_hw_setrxabort(sc->sc_ah, 0);
  701. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  702. }
  703. chip_reset:
  704. ath_debug_stat_interrupt(sc, status);
  705. if (sched) {
  706. /* turn off every interrupt */
  707. ath9k_hw_disable_interrupts(ah);
  708. tasklet_schedule(&sc->intr_tq);
  709. }
  710. return IRQ_HANDLED;
  711. #undef SCHED_INTR
  712. }
  713. static int ath_reset(struct ath_softc *sc, bool retry_tx)
  714. {
  715. int r;
  716. ath9k_ps_wakeup(sc);
  717. r = ath_reset_internal(sc, NULL, retry_tx);
  718. if (retry_tx) {
  719. int i;
  720. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  721. if (ATH_TXQ_SETUP(sc, i)) {
  722. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  723. ath_txq_schedule(sc, &sc->tx.txq[i]);
  724. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  725. }
  726. }
  727. }
  728. ath9k_ps_restore(sc);
  729. return r;
  730. }
  731. void ath_reset_work(struct work_struct *work)
  732. {
  733. struct ath_softc *sc = container_of(work, struct ath_softc, hw_reset_work);
  734. ath_reset(sc, true);
  735. }
  736. void ath_hw_check(struct work_struct *work)
  737. {
  738. struct ath_softc *sc = container_of(work, struct ath_softc, hw_check_work);
  739. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  740. unsigned long flags;
  741. int busy;
  742. u8 is_alive, nbeacon = 1;
  743. ath9k_ps_wakeup(sc);
  744. is_alive = ath9k_hw_check_alive(sc->sc_ah);
  745. if (is_alive && !AR_SREV_9300(sc->sc_ah))
  746. goto out;
  747. else if (!is_alive && AR_SREV_9300(sc->sc_ah)) {
  748. ath_dbg(common, RESET,
  749. "DCU stuck is detected. Schedule chip reset\n");
  750. RESET_STAT_INC(sc, RESET_TYPE_MAC_HANG);
  751. goto sched_reset;
  752. }
  753. spin_lock_irqsave(&common->cc_lock, flags);
  754. busy = ath_update_survey_stats(sc);
  755. spin_unlock_irqrestore(&common->cc_lock, flags);
  756. ath_dbg(common, RESET, "Possible baseband hang, busy=%d (try %d)\n",
  757. busy, sc->hw_busy_count + 1);
  758. if (busy >= 99) {
  759. if (++sc->hw_busy_count >= 3) {
  760. RESET_STAT_INC(sc, RESET_TYPE_BB_HANG);
  761. goto sched_reset;
  762. }
  763. } else if (busy >= 0) {
  764. sc->hw_busy_count = 0;
  765. nbeacon = 3;
  766. }
  767. ath_start_rx_poll(sc, nbeacon);
  768. goto out;
  769. sched_reset:
  770. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  771. out:
  772. ath9k_ps_restore(sc);
  773. }
  774. static void ath_hw_pll_rx_hang_check(struct ath_softc *sc, u32 pll_sqsum)
  775. {
  776. static int count;
  777. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  778. if (pll_sqsum >= 0x40000) {
  779. count++;
  780. if (count == 3) {
  781. /* Rx is hung for more than 500ms. Reset it */
  782. ath_dbg(common, RESET, "Possible RX hang, resetting\n");
  783. RESET_STAT_INC(sc, RESET_TYPE_PLL_HANG);
  784. ieee80211_queue_work(sc->hw, &sc->hw_reset_work);
  785. count = 0;
  786. }
  787. } else
  788. count = 0;
  789. }
  790. void ath_hw_pll_work(struct work_struct *work)
  791. {
  792. struct ath_softc *sc = container_of(work, struct ath_softc,
  793. hw_pll_work.work);
  794. u32 pll_sqsum;
  795. /*
  796. * ensure that the PLL WAR is executed only
  797. * after the STA is associated (or) if the
  798. * beaconing had started in interfaces that
  799. * uses beacons.
  800. */
  801. if (!(sc->sc_flags & SC_OP_BEACONS))
  802. return;
  803. if (AR_SREV_9485(sc->sc_ah)) {
  804. ath9k_ps_wakeup(sc);
  805. pll_sqsum = ar9003_get_pll_sqsum_dvc(sc->sc_ah);
  806. ath9k_ps_restore(sc);
  807. ath_hw_pll_rx_hang_check(sc, pll_sqsum);
  808. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work, HZ/5);
  809. }
  810. }
  811. /**********************/
  812. /* mac80211 callbacks */
  813. /**********************/
  814. static int ath9k_start(struct ieee80211_hw *hw)
  815. {
  816. struct ath_softc *sc = hw->priv;
  817. struct ath_hw *ah = sc->sc_ah;
  818. struct ath_common *common = ath9k_hw_common(ah);
  819. struct ieee80211_channel *curchan = hw->conf.channel;
  820. struct ath9k_channel *init_channel;
  821. int r;
  822. ath_dbg(common, CONFIG,
  823. "Starting driver with initial channel: %d MHz\n",
  824. curchan->center_freq);
  825. ath9k_ps_wakeup(sc);
  826. mutex_lock(&sc->mutex);
  827. init_channel = ath9k_cmn_get_curchannel(hw, ah);
  828. /* Reset SERDES registers */
  829. ath9k_hw_configpcipowersave(ah, false);
  830. /*
  831. * The basic interface to setting the hardware in a good
  832. * state is ``reset''. On return the hardware is known to
  833. * be powered up and with interrupts disabled. This must
  834. * be followed by initialization of the appropriate bits
  835. * and then setup of the interrupt mask.
  836. */
  837. spin_lock_bh(&sc->sc_pcu_lock);
  838. atomic_set(&ah->intr_ref_cnt, -1);
  839. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  840. if (r) {
  841. ath_err(common,
  842. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  843. r, curchan->center_freq);
  844. spin_unlock_bh(&sc->sc_pcu_lock);
  845. goto mutex_unlock;
  846. }
  847. /* Setup our intr mask. */
  848. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  849. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  850. ATH9K_INT_GLOBAL;
  851. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  852. ah->imask |= ATH9K_INT_RXHP |
  853. ATH9K_INT_RXLP |
  854. ATH9K_INT_BB_WATCHDOG;
  855. else
  856. ah->imask |= ATH9K_INT_RX;
  857. ah->imask |= ATH9K_INT_GTT;
  858. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  859. ah->imask |= ATH9K_INT_CST;
  860. if (ah->caps.hw_caps & ATH9K_HW_CAP_MCI)
  861. ah->imask |= ATH9K_INT_MCI;
  862. sc->sc_flags &= ~SC_OP_INVALID;
  863. sc->sc_ah->is_monitoring = false;
  864. if (!ath_complete_reset(sc, false)) {
  865. r = -EIO;
  866. spin_unlock_bh(&sc->sc_pcu_lock);
  867. goto mutex_unlock;
  868. }
  869. if (ah->led_pin >= 0) {
  870. ath9k_hw_cfg_output(ah, ah->led_pin,
  871. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  872. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  873. }
  874. /*
  875. * Reset key cache to sane defaults (all entries cleared) instead of
  876. * semi-random values after suspend/resume.
  877. */
  878. ath9k_cmn_init_crypto(sc->sc_ah);
  879. spin_unlock_bh(&sc->sc_pcu_lock);
  880. ath9k_start_btcoex(sc);
  881. if (ah->caps.pcie_lcr_extsync_en && common->bus_ops->extn_synch_en)
  882. common->bus_ops->extn_synch_en(common);
  883. mutex_unlock:
  884. mutex_unlock(&sc->mutex);
  885. ath9k_ps_restore(sc);
  886. return r;
  887. }
  888. static void ath9k_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  889. {
  890. struct ath_softc *sc = hw->priv;
  891. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  892. struct ath_tx_control txctl;
  893. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  894. if (sc->ps_enabled) {
  895. /*
  896. * mac80211 does not set PM field for normal data frames, so we
  897. * need to update that based on the current PS mode.
  898. */
  899. if (ieee80211_is_data(hdr->frame_control) &&
  900. !ieee80211_is_nullfunc(hdr->frame_control) &&
  901. !ieee80211_has_pm(hdr->frame_control)) {
  902. ath_dbg(common, PS,
  903. "Add PM=1 for a TX frame while in PS mode\n");
  904. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  905. }
  906. }
  907. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_NETWORK_SLEEP)) {
  908. /*
  909. * We are using PS-Poll and mac80211 can request TX while in
  910. * power save mode. Need to wake up hardware for the TX to be
  911. * completed and if needed, also for RX of buffered frames.
  912. */
  913. ath9k_ps_wakeup(sc);
  914. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  915. ath9k_hw_setrxabort(sc->sc_ah, 0);
  916. if (ieee80211_is_pspoll(hdr->frame_control)) {
  917. ath_dbg(common, PS,
  918. "Sending PS-Poll to pick a buffered frame\n");
  919. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  920. } else {
  921. ath_dbg(common, PS, "Wake up to complete TX\n");
  922. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  923. }
  924. /*
  925. * The actual restore operation will happen only after
  926. * the ps_flags bit is cleared. We are just dropping
  927. * the ps_usecount here.
  928. */
  929. ath9k_ps_restore(sc);
  930. }
  931. /*
  932. * Cannot tx while the hardware is in full sleep, it first needs a full
  933. * chip reset to recover from that
  934. */
  935. if (unlikely(sc->sc_ah->power_mode == ATH9K_PM_FULL_SLEEP)) {
  936. ath_err(common, "TX while HW is in FULL_SLEEP mode\n");
  937. goto exit;
  938. }
  939. memset(&txctl, 0, sizeof(struct ath_tx_control));
  940. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  941. ath_dbg(common, XMIT, "transmitting packet, skb: %p\n", skb);
  942. if (ath_tx_start(hw, skb, &txctl) != 0) {
  943. ath_dbg(common, XMIT, "TX failed\n");
  944. TX_STAT_INC(txctl.txq->axq_qnum, txfailed);
  945. goto exit;
  946. }
  947. return;
  948. exit:
  949. dev_kfree_skb_any(skb);
  950. }
  951. static void ath9k_stop(struct ieee80211_hw *hw)
  952. {
  953. struct ath_softc *sc = hw->priv;
  954. struct ath_hw *ah = sc->sc_ah;
  955. struct ath_common *common = ath9k_hw_common(ah);
  956. bool prev_idle;
  957. mutex_lock(&sc->mutex);
  958. ath_cancel_work(sc);
  959. del_timer_sync(&sc->rx_poll_timer);
  960. if (sc->sc_flags & SC_OP_INVALID) {
  961. ath_dbg(common, ANY, "Device not present\n");
  962. mutex_unlock(&sc->mutex);
  963. return;
  964. }
  965. /* Ensure HW is awake when we try to shut it down. */
  966. ath9k_ps_wakeup(sc);
  967. ath9k_stop_btcoex(sc);
  968. spin_lock_bh(&sc->sc_pcu_lock);
  969. /* prevent tasklets to enable interrupts once we disable them */
  970. ah->imask &= ~ATH9K_INT_GLOBAL;
  971. /* make sure h/w will not generate any interrupt
  972. * before setting the invalid flag. */
  973. ath9k_hw_disable_interrupts(ah);
  974. spin_unlock_bh(&sc->sc_pcu_lock);
  975. /* we can now sync irq and kill any running tasklets, since we already
  976. * disabled interrupts and not holding a spin lock */
  977. synchronize_irq(sc->irq);
  978. tasklet_kill(&sc->intr_tq);
  979. tasklet_kill(&sc->bcon_tasklet);
  980. prev_idle = sc->ps_idle;
  981. sc->ps_idle = true;
  982. spin_lock_bh(&sc->sc_pcu_lock);
  983. if (ah->led_pin >= 0) {
  984. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  985. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  986. }
  987. ath_prepare_reset(sc, false, true);
  988. if (sc->rx.frag) {
  989. dev_kfree_skb_any(sc->rx.frag);
  990. sc->rx.frag = NULL;
  991. }
  992. if (!ah->curchan)
  993. ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
  994. ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  995. ath9k_hw_phy_disable(ah);
  996. ath9k_hw_configpcipowersave(ah, true);
  997. spin_unlock_bh(&sc->sc_pcu_lock);
  998. ath9k_ps_restore(sc);
  999. sc->sc_flags |= SC_OP_INVALID;
  1000. sc->ps_idle = prev_idle;
  1001. mutex_unlock(&sc->mutex);
  1002. ath_dbg(common, CONFIG, "Driver halt\n");
  1003. }
  1004. bool ath9k_uses_beacons(int type)
  1005. {
  1006. switch (type) {
  1007. case NL80211_IFTYPE_AP:
  1008. case NL80211_IFTYPE_ADHOC:
  1009. case NL80211_IFTYPE_MESH_POINT:
  1010. return true;
  1011. default:
  1012. return false;
  1013. }
  1014. }
  1015. static void ath9k_reclaim_beacon(struct ath_softc *sc,
  1016. struct ieee80211_vif *vif)
  1017. {
  1018. struct ath_vif *avp = (void *)vif->drv_priv;
  1019. ath9k_set_beaconing_status(sc, false);
  1020. ath_beacon_return(sc, avp);
  1021. ath9k_set_beaconing_status(sc, true);
  1022. }
  1023. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1024. {
  1025. struct ath9k_vif_iter_data *iter_data = data;
  1026. int i;
  1027. if (iter_data->hw_macaddr)
  1028. for (i = 0; i < ETH_ALEN; i++)
  1029. iter_data->mask[i] &=
  1030. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  1031. switch (vif->type) {
  1032. case NL80211_IFTYPE_AP:
  1033. iter_data->naps++;
  1034. break;
  1035. case NL80211_IFTYPE_STATION:
  1036. iter_data->nstations++;
  1037. break;
  1038. case NL80211_IFTYPE_ADHOC:
  1039. iter_data->nadhocs++;
  1040. break;
  1041. case NL80211_IFTYPE_MESH_POINT:
  1042. iter_data->nmeshes++;
  1043. break;
  1044. case NL80211_IFTYPE_WDS:
  1045. iter_data->nwds++;
  1046. break;
  1047. default:
  1048. break;
  1049. }
  1050. }
  1051. /* Called with sc->mutex held. */
  1052. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  1053. struct ieee80211_vif *vif,
  1054. struct ath9k_vif_iter_data *iter_data)
  1055. {
  1056. struct ath_softc *sc = hw->priv;
  1057. struct ath_hw *ah = sc->sc_ah;
  1058. struct ath_common *common = ath9k_hw_common(ah);
  1059. /*
  1060. * Use the hardware MAC address as reference, the hardware uses it
  1061. * together with the BSSID mask when matching addresses.
  1062. */
  1063. memset(iter_data, 0, sizeof(*iter_data));
  1064. iter_data->hw_macaddr = common->macaddr;
  1065. memset(&iter_data->mask, 0xff, ETH_ALEN);
  1066. if (vif)
  1067. ath9k_vif_iter(iter_data, vif->addr, vif);
  1068. /* Get list of all active MAC addresses */
  1069. ieee80211_iterate_active_interfaces_atomic(sc->hw, ath9k_vif_iter,
  1070. iter_data);
  1071. }
  1072. /* Called with sc->mutex held. */
  1073. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  1074. struct ieee80211_vif *vif)
  1075. {
  1076. struct ath_softc *sc = hw->priv;
  1077. struct ath_hw *ah = sc->sc_ah;
  1078. struct ath_common *common = ath9k_hw_common(ah);
  1079. struct ath9k_vif_iter_data iter_data;
  1080. ath9k_calculate_iter_data(hw, vif, &iter_data);
  1081. /* Set BSSID mask. */
  1082. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  1083. ath_hw_setbssidmask(common);
  1084. /* Set op-mode & TSF */
  1085. if (iter_data.naps > 0) {
  1086. ath9k_hw_set_tsfadjust(ah, 1);
  1087. sc->sc_flags |= SC_OP_TSF_RESET;
  1088. ah->opmode = NL80211_IFTYPE_AP;
  1089. } else {
  1090. ath9k_hw_set_tsfadjust(ah, 0);
  1091. sc->sc_flags &= ~SC_OP_TSF_RESET;
  1092. if (iter_data.nmeshes)
  1093. ah->opmode = NL80211_IFTYPE_MESH_POINT;
  1094. else if (iter_data.nwds)
  1095. ah->opmode = NL80211_IFTYPE_AP;
  1096. else if (iter_data.nadhocs)
  1097. ah->opmode = NL80211_IFTYPE_ADHOC;
  1098. else
  1099. ah->opmode = NL80211_IFTYPE_STATION;
  1100. }
  1101. /*
  1102. * Enable MIB interrupts when there are hardware phy counters.
  1103. */
  1104. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0) {
  1105. if (ah->config.enable_ani)
  1106. ah->imask |= ATH9K_INT_MIB;
  1107. ah->imask |= ATH9K_INT_TSFOOR;
  1108. } else {
  1109. ah->imask &= ~ATH9K_INT_MIB;
  1110. ah->imask &= ~ATH9K_INT_TSFOOR;
  1111. }
  1112. ath9k_hw_set_interrupts(ah);
  1113. /* Set up ANI */
  1114. if (iter_data.naps > 0) {
  1115. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1116. if (!common->disable_ani) {
  1117. sc->sc_flags |= SC_OP_ANI_RUN;
  1118. ath_start_ani(common);
  1119. }
  1120. } else {
  1121. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1122. del_timer_sync(&common->ani.timer);
  1123. }
  1124. }
  1125. /* Called with sc->mutex held, vif counts set up properly. */
  1126. static void ath9k_do_vif_add_setup(struct ieee80211_hw *hw,
  1127. struct ieee80211_vif *vif)
  1128. {
  1129. struct ath_softc *sc = hw->priv;
  1130. ath9k_calculate_summary_state(hw, vif);
  1131. if (ath9k_uses_beacons(vif->type)) {
  1132. /* Reserve a beacon slot for the vif */
  1133. ath9k_set_beaconing_status(sc, false);
  1134. ath_beacon_alloc(sc, vif);
  1135. ath9k_set_beaconing_status(sc, true);
  1136. }
  1137. }
  1138. void ath_start_rx_poll(struct ath_softc *sc, u8 nbeacon)
  1139. {
  1140. if (!AR_SREV_9300(sc->sc_ah))
  1141. return;
  1142. if (!(sc->sc_flags & SC_OP_PRIM_STA_VIF))
  1143. return;
  1144. mod_timer(&sc->rx_poll_timer, jiffies + msecs_to_jiffies
  1145. (nbeacon * sc->cur_beacon_conf.beacon_interval));
  1146. }
  1147. void ath_rx_poll(unsigned long data)
  1148. {
  1149. struct ath_softc *sc = (struct ath_softc *)data;
  1150. ieee80211_queue_work(sc->hw, &sc->hw_check_work);
  1151. }
  1152. static int ath9k_add_interface(struct ieee80211_hw *hw,
  1153. struct ieee80211_vif *vif)
  1154. {
  1155. struct ath_softc *sc = hw->priv;
  1156. struct ath_hw *ah = sc->sc_ah;
  1157. struct ath_common *common = ath9k_hw_common(ah);
  1158. int ret = 0;
  1159. ath9k_ps_wakeup(sc);
  1160. mutex_lock(&sc->mutex);
  1161. switch (vif->type) {
  1162. case NL80211_IFTYPE_STATION:
  1163. case NL80211_IFTYPE_WDS:
  1164. case NL80211_IFTYPE_ADHOC:
  1165. case NL80211_IFTYPE_AP:
  1166. case NL80211_IFTYPE_MESH_POINT:
  1167. break;
  1168. default:
  1169. ath_err(common, "Interface type %d not yet supported\n",
  1170. vif->type);
  1171. ret = -EOPNOTSUPP;
  1172. goto out;
  1173. }
  1174. if (ath9k_uses_beacons(vif->type)) {
  1175. if (sc->nbcnvifs >= ATH_BCBUF) {
  1176. ath_err(common, "Not enough beacon buffers when adding"
  1177. " new interface of type: %i\n",
  1178. vif->type);
  1179. ret = -ENOBUFS;
  1180. goto out;
  1181. }
  1182. }
  1183. ath_dbg(common, CONFIG, "Attach a VIF of type: %d\n", vif->type);
  1184. sc->nvifs++;
  1185. ath9k_do_vif_add_setup(hw, vif);
  1186. out:
  1187. mutex_unlock(&sc->mutex);
  1188. ath9k_ps_restore(sc);
  1189. return ret;
  1190. }
  1191. static int ath9k_change_interface(struct ieee80211_hw *hw,
  1192. struct ieee80211_vif *vif,
  1193. enum nl80211_iftype new_type,
  1194. bool p2p)
  1195. {
  1196. struct ath_softc *sc = hw->priv;
  1197. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1198. int ret = 0;
  1199. ath_dbg(common, CONFIG, "Change Interface\n");
  1200. mutex_lock(&sc->mutex);
  1201. ath9k_ps_wakeup(sc);
  1202. if (ath9k_uses_beacons(new_type) &&
  1203. !ath9k_uses_beacons(vif->type)) {
  1204. if (sc->nbcnvifs >= ATH_BCBUF) {
  1205. ath_err(common, "No beacon slot available\n");
  1206. ret = -ENOBUFS;
  1207. goto out;
  1208. }
  1209. }
  1210. /* Clean up old vif stuff */
  1211. if (ath9k_uses_beacons(vif->type))
  1212. ath9k_reclaim_beacon(sc, vif);
  1213. /* Add new settings */
  1214. vif->type = new_type;
  1215. vif->p2p = p2p;
  1216. ath9k_do_vif_add_setup(hw, vif);
  1217. out:
  1218. ath9k_ps_restore(sc);
  1219. mutex_unlock(&sc->mutex);
  1220. return ret;
  1221. }
  1222. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  1223. struct ieee80211_vif *vif)
  1224. {
  1225. struct ath_softc *sc = hw->priv;
  1226. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1227. ath_dbg(common, CONFIG, "Detach Interface\n");
  1228. ath9k_ps_wakeup(sc);
  1229. mutex_lock(&sc->mutex);
  1230. sc->nvifs--;
  1231. /* Reclaim beacon resources */
  1232. if (ath9k_uses_beacons(vif->type))
  1233. ath9k_reclaim_beacon(sc, vif);
  1234. ath9k_calculate_summary_state(hw, NULL);
  1235. mutex_unlock(&sc->mutex);
  1236. ath9k_ps_restore(sc);
  1237. }
  1238. static void ath9k_enable_ps(struct ath_softc *sc)
  1239. {
  1240. struct ath_hw *ah = sc->sc_ah;
  1241. struct ath_common *common = ath9k_hw_common(ah);
  1242. sc->ps_enabled = true;
  1243. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1244. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  1245. ah->imask |= ATH9K_INT_TIM_TIMER;
  1246. ath9k_hw_set_interrupts(ah);
  1247. }
  1248. ath9k_hw_setrxabort(ah, 1);
  1249. }
  1250. ath_dbg(common, PS, "PowerSave enabled\n");
  1251. }
  1252. static void ath9k_disable_ps(struct ath_softc *sc)
  1253. {
  1254. struct ath_hw *ah = sc->sc_ah;
  1255. struct ath_common *common = ath9k_hw_common(ah);
  1256. sc->ps_enabled = false;
  1257. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  1258. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1259. ath9k_hw_setrxabort(ah, 0);
  1260. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  1261. PS_WAIT_FOR_CAB |
  1262. PS_WAIT_FOR_PSPOLL_DATA |
  1263. PS_WAIT_FOR_TX_ACK);
  1264. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  1265. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  1266. ath9k_hw_set_interrupts(ah);
  1267. }
  1268. }
  1269. ath_dbg(common, PS, "PowerSave disabled\n");
  1270. }
  1271. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  1272. {
  1273. struct ath_softc *sc = hw->priv;
  1274. struct ath_hw *ah = sc->sc_ah;
  1275. struct ath_common *common = ath9k_hw_common(ah);
  1276. struct ieee80211_conf *conf = &hw->conf;
  1277. bool reset_channel = false;
  1278. ath9k_ps_wakeup(sc);
  1279. mutex_lock(&sc->mutex);
  1280. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  1281. sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  1282. if (sc->ps_idle)
  1283. ath_cancel_work(sc);
  1284. else
  1285. /*
  1286. * The chip needs a reset to properly wake up from
  1287. * full sleep
  1288. */
  1289. reset_channel = ah->chip_fullsleep;
  1290. }
  1291. /*
  1292. * We just prepare to enable PS. We have to wait until our AP has
  1293. * ACK'd our null data frame to disable RX otherwise we'll ignore
  1294. * those ACKs and end up retransmitting the same null data frames.
  1295. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  1296. */
  1297. if (changed & IEEE80211_CONF_CHANGE_PS) {
  1298. unsigned long flags;
  1299. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1300. if (conf->flags & IEEE80211_CONF_PS)
  1301. ath9k_enable_ps(sc);
  1302. else
  1303. ath9k_disable_ps(sc);
  1304. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1305. }
  1306. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  1307. if (conf->flags & IEEE80211_CONF_MONITOR) {
  1308. ath_dbg(common, CONFIG, "Monitor mode is enabled\n");
  1309. sc->sc_ah->is_monitoring = true;
  1310. } else {
  1311. ath_dbg(common, CONFIG, "Monitor mode is disabled\n");
  1312. sc->sc_ah->is_monitoring = false;
  1313. }
  1314. }
  1315. if ((changed & IEEE80211_CONF_CHANGE_CHANNEL) || reset_channel) {
  1316. struct ieee80211_channel *curchan = hw->conf.channel;
  1317. int pos = curchan->hw_value;
  1318. int old_pos = -1;
  1319. unsigned long flags;
  1320. if (ah->curchan)
  1321. old_pos = ah->curchan - &ah->channels[0];
  1322. if (hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)
  1323. sc->sc_flags |= SC_OP_OFFCHANNEL;
  1324. else
  1325. sc->sc_flags &= ~SC_OP_OFFCHANNEL;
  1326. ath_dbg(common, CONFIG, "Set channel: %d MHz type: %d\n",
  1327. curchan->center_freq, conf->channel_type);
  1328. /* update survey stats for the old channel before switching */
  1329. spin_lock_irqsave(&common->cc_lock, flags);
  1330. ath_update_survey_stats(sc);
  1331. spin_unlock_irqrestore(&common->cc_lock, flags);
  1332. /*
  1333. * Preserve the current channel values, before updating
  1334. * the same channel
  1335. */
  1336. if (ah->curchan && (old_pos == pos))
  1337. ath9k_hw_getnf(ah, ah->curchan);
  1338. ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
  1339. curchan, conf->channel_type);
  1340. /*
  1341. * If the operating channel changes, change the survey in-use flags
  1342. * along with it.
  1343. * Reset the survey data for the new channel, unless we're switching
  1344. * back to the operating channel from an off-channel operation.
  1345. */
  1346. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  1347. sc->cur_survey != &sc->survey[pos]) {
  1348. if (sc->cur_survey)
  1349. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  1350. sc->cur_survey = &sc->survey[pos];
  1351. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  1352. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  1353. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  1354. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  1355. }
  1356. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  1357. ath_err(common, "Unable to set channel\n");
  1358. mutex_unlock(&sc->mutex);
  1359. return -EINVAL;
  1360. }
  1361. /*
  1362. * The most recent snapshot of channel->noisefloor for the old
  1363. * channel is only available after the hardware reset. Copy it to
  1364. * the survey stats now.
  1365. */
  1366. if (old_pos >= 0)
  1367. ath_update_survey_nf(sc, old_pos);
  1368. }
  1369. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1370. ath_dbg(common, CONFIG, "Set power: %d\n", conf->power_level);
  1371. sc->config.txpowlimit = 2 * conf->power_level;
  1372. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  1373. sc->config.txpowlimit, &sc->curtxpow);
  1374. }
  1375. mutex_unlock(&sc->mutex);
  1376. ath9k_ps_restore(sc);
  1377. return 0;
  1378. }
  1379. #define SUPPORTED_FILTERS \
  1380. (FIF_PROMISC_IN_BSS | \
  1381. FIF_ALLMULTI | \
  1382. FIF_CONTROL | \
  1383. FIF_PSPOLL | \
  1384. FIF_OTHER_BSS | \
  1385. FIF_BCN_PRBRESP_PROMISC | \
  1386. FIF_PROBE_REQ | \
  1387. FIF_FCSFAIL)
  1388. /* FIXME: sc->sc_full_reset ? */
  1389. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1390. unsigned int changed_flags,
  1391. unsigned int *total_flags,
  1392. u64 multicast)
  1393. {
  1394. struct ath_softc *sc = hw->priv;
  1395. u32 rfilt;
  1396. changed_flags &= SUPPORTED_FILTERS;
  1397. *total_flags &= SUPPORTED_FILTERS;
  1398. sc->rx.rxfilter = *total_flags;
  1399. ath9k_ps_wakeup(sc);
  1400. rfilt = ath_calcrxfilter(sc);
  1401. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1402. ath9k_ps_restore(sc);
  1403. ath_dbg(ath9k_hw_common(sc->sc_ah), CONFIG, "Set HW RX filter: 0x%x\n",
  1404. rfilt);
  1405. }
  1406. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1407. struct ieee80211_vif *vif,
  1408. struct ieee80211_sta *sta)
  1409. {
  1410. struct ath_softc *sc = hw->priv;
  1411. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1412. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1413. struct ieee80211_key_conf ps_key = { };
  1414. ath_node_attach(sc, sta, vif);
  1415. if (vif->type != NL80211_IFTYPE_AP &&
  1416. vif->type != NL80211_IFTYPE_AP_VLAN)
  1417. return 0;
  1418. an->ps_key = ath_key_config(common, vif, sta, &ps_key);
  1419. return 0;
  1420. }
  1421. static void ath9k_del_ps_key(struct ath_softc *sc,
  1422. struct ieee80211_vif *vif,
  1423. struct ieee80211_sta *sta)
  1424. {
  1425. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1426. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1427. struct ieee80211_key_conf ps_key = { .hw_key_idx = an->ps_key };
  1428. if (!an->ps_key)
  1429. return;
  1430. ath_key_delete(common, &ps_key);
  1431. }
  1432. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1433. struct ieee80211_vif *vif,
  1434. struct ieee80211_sta *sta)
  1435. {
  1436. struct ath_softc *sc = hw->priv;
  1437. ath9k_del_ps_key(sc, vif, sta);
  1438. ath_node_detach(sc, sta);
  1439. return 0;
  1440. }
  1441. static void ath9k_sta_notify(struct ieee80211_hw *hw,
  1442. struct ieee80211_vif *vif,
  1443. enum sta_notify_cmd cmd,
  1444. struct ieee80211_sta *sta)
  1445. {
  1446. struct ath_softc *sc = hw->priv;
  1447. struct ath_node *an = (struct ath_node *) sta->drv_priv;
  1448. if (!sta->ht_cap.ht_supported)
  1449. return;
  1450. switch (cmd) {
  1451. case STA_NOTIFY_SLEEP:
  1452. an->sleeping = true;
  1453. ath_tx_aggr_sleep(sta, sc, an);
  1454. break;
  1455. case STA_NOTIFY_AWAKE:
  1456. an->sleeping = false;
  1457. ath_tx_aggr_wakeup(sc, an);
  1458. break;
  1459. }
  1460. }
  1461. static int ath9k_conf_tx(struct ieee80211_hw *hw,
  1462. struct ieee80211_vif *vif, u16 queue,
  1463. const struct ieee80211_tx_queue_params *params)
  1464. {
  1465. struct ath_softc *sc = hw->priv;
  1466. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1467. struct ath_txq *txq;
  1468. struct ath9k_tx_queue_info qi;
  1469. int ret = 0;
  1470. if (queue >= WME_NUM_AC)
  1471. return 0;
  1472. txq = sc->tx.txq_map[queue];
  1473. ath9k_ps_wakeup(sc);
  1474. mutex_lock(&sc->mutex);
  1475. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1476. qi.tqi_aifs = params->aifs;
  1477. qi.tqi_cwmin = params->cw_min;
  1478. qi.tqi_cwmax = params->cw_max;
  1479. qi.tqi_burstTime = params->txop;
  1480. ath_dbg(common, CONFIG,
  1481. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1482. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1483. params->cw_max, params->txop);
  1484. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1485. if (ret)
  1486. ath_err(common, "TXQ Update failed\n");
  1487. if (sc->sc_ah->opmode == NL80211_IFTYPE_ADHOC)
  1488. if (queue == WME_AC_BE && !ret)
  1489. ath_beaconq_config(sc);
  1490. mutex_unlock(&sc->mutex);
  1491. ath9k_ps_restore(sc);
  1492. return ret;
  1493. }
  1494. static int ath9k_set_key(struct ieee80211_hw *hw,
  1495. enum set_key_cmd cmd,
  1496. struct ieee80211_vif *vif,
  1497. struct ieee80211_sta *sta,
  1498. struct ieee80211_key_conf *key)
  1499. {
  1500. struct ath_softc *sc = hw->priv;
  1501. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1502. int ret = 0;
  1503. if (ath9k_modparam_nohwcrypt)
  1504. return -ENOSPC;
  1505. if ((vif->type == NL80211_IFTYPE_ADHOC ||
  1506. vif->type == NL80211_IFTYPE_MESH_POINT) &&
  1507. (key->cipher == WLAN_CIPHER_SUITE_TKIP ||
  1508. key->cipher == WLAN_CIPHER_SUITE_CCMP) &&
  1509. !(key->flags & IEEE80211_KEY_FLAG_PAIRWISE)) {
  1510. /*
  1511. * For now, disable hw crypto for the RSN IBSS group keys. This
  1512. * could be optimized in the future to use a modified key cache
  1513. * design to support per-STA RX GTK, but until that gets
  1514. * implemented, use of software crypto for group addressed
  1515. * frames is a acceptable to allow RSN IBSS to be used.
  1516. */
  1517. return -EOPNOTSUPP;
  1518. }
  1519. mutex_lock(&sc->mutex);
  1520. ath9k_ps_wakeup(sc);
  1521. ath_dbg(common, CONFIG, "Set HW Key\n");
  1522. switch (cmd) {
  1523. case SET_KEY:
  1524. if (sta)
  1525. ath9k_del_ps_key(sc, vif, sta);
  1526. ret = ath_key_config(common, vif, sta, key);
  1527. if (ret >= 0) {
  1528. key->hw_key_idx = ret;
  1529. /* push IV and Michael MIC generation to stack */
  1530. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1531. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1532. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1533. if (sc->sc_ah->sw_mgmt_crypto &&
  1534. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1535. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT;
  1536. ret = 0;
  1537. }
  1538. break;
  1539. case DISABLE_KEY:
  1540. ath_key_delete(common, key);
  1541. break;
  1542. default:
  1543. ret = -EINVAL;
  1544. }
  1545. ath9k_ps_restore(sc);
  1546. mutex_unlock(&sc->mutex);
  1547. return ret;
  1548. }
  1549. static void ath9k_bss_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1550. {
  1551. struct ath_softc *sc = data;
  1552. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1553. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1554. struct ath_vif *avp = (void *)vif->drv_priv;
  1555. /*
  1556. * Skip iteration if primary station vif's bss info
  1557. * was not changed
  1558. */
  1559. if (sc->sc_flags & SC_OP_PRIM_STA_VIF)
  1560. return;
  1561. if (bss_conf->assoc) {
  1562. sc->sc_flags |= SC_OP_PRIM_STA_VIF;
  1563. avp->primary_sta_vif = true;
  1564. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1565. common->curaid = bss_conf->aid;
  1566. ath9k_hw_write_associd(sc->sc_ah);
  1567. ath_dbg(common, CONFIG, "Bss Info ASSOC %d, bssid: %pM\n",
  1568. bss_conf->aid, common->curbssid);
  1569. ath_beacon_config(sc, vif);
  1570. /*
  1571. * Request a re-configuration of Beacon related timers
  1572. * on the receipt of the first Beacon frame (i.e.,
  1573. * after time sync with the AP).
  1574. */
  1575. sc->ps_flags |= PS_BEACON_SYNC | PS_WAIT_FOR_BEACON;
  1576. /* Reset rssi stats */
  1577. sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
  1578. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1579. ath_start_rx_poll(sc, 3);
  1580. if (!common->disable_ani) {
  1581. sc->sc_flags |= SC_OP_ANI_RUN;
  1582. ath_start_ani(common);
  1583. }
  1584. }
  1585. }
  1586. static void ath9k_config_bss(struct ath_softc *sc, struct ieee80211_vif *vif)
  1587. {
  1588. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1589. struct ieee80211_bss_conf *bss_conf = &vif->bss_conf;
  1590. struct ath_vif *avp = (void *)vif->drv_priv;
  1591. if (sc->sc_ah->opmode != NL80211_IFTYPE_STATION)
  1592. return;
  1593. /* Reconfigure bss info */
  1594. if (avp->primary_sta_vif && !bss_conf->assoc) {
  1595. ath_dbg(common, CONFIG, "Bss Info DISASSOC %d, bssid %pM\n",
  1596. common->curaid, common->curbssid);
  1597. sc->sc_flags &= ~(SC_OP_PRIM_STA_VIF | SC_OP_BEACONS);
  1598. avp->primary_sta_vif = false;
  1599. memset(common->curbssid, 0, ETH_ALEN);
  1600. common->curaid = 0;
  1601. }
  1602. ieee80211_iterate_active_interfaces_atomic(
  1603. sc->hw, ath9k_bss_iter, sc);
  1604. /*
  1605. * None of station vifs are associated.
  1606. * Clear bssid & aid
  1607. */
  1608. if (!(sc->sc_flags & SC_OP_PRIM_STA_VIF)) {
  1609. ath9k_hw_write_associd(sc->sc_ah);
  1610. /* Stop ANI */
  1611. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1612. del_timer_sync(&common->ani.timer);
  1613. del_timer_sync(&sc->rx_poll_timer);
  1614. memset(&sc->caldata, 0, sizeof(sc->caldata));
  1615. }
  1616. }
  1617. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1618. struct ieee80211_vif *vif,
  1619. struct ieee80211_bss_conf *bss_conf,
  1620. u32 changed)
  1621. {
  1622. struct ath_softc *sc = hw->priv;
  1623. struct ath_hw *ah = sc->sc_ah;
  1624. struct ath_common *common = ath9k_hw_common(ah);
  1625. struct ath_vif *avp = (void *)vif->drv_priv;
  1626. int slottime;
  1627. ath9k_ps_wakeup(sc);
  1628. mutex_lock(&sc->mutex);
  1629. if (changed & BSS_CHANGED_ASSOC) {
  1630. ath9k_config_bss(sc, vif);
  1631. ath_dbg(common, CONFIG, "BSSID: %pM aid: 0x%x\n",
  1632. common->curbssid, common->curaid);
  1633. }
  1634. if (changed & BSS_CHANGED_IBSS) {
  1635. /* There can be only one vif available */
  1636. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1637. common->curaid = bss_conf->aid;
  1638. ath9k_hw_write_associd(sc->sc_ah);
  1639. if (bss_conf->ibss_joined) {
  1640. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  1641. if (!common->disable_ani) {
  1642. sc->sc_flags |= SC_OP_ANI_RUN;
  1643. ath_start_ani(common);
  1644. }
  1645. } else {
  1646. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1647. del_timer_sync(&common->ani.timer);
  1648. del_timer_sync(&sc->rx_poll_timer);
  1649. }
  1650. }
  1651. /*
  1652. * In case of AP mode, the HW TSF has to be reset
  1653. * when the beacon interval changes.
  1654. */
  1655. if ((changed & BSS_CHANGED_BEACON_INT) &&
  1656. (vif->type == NL80211_IFTYPE_AP))
  1657. sc->sc_flags |= SC_OP_TSF_RESET;
  1658. /* Configure beaconing (AP, IBSS, MESH) */
  1659. if (ath9k_uses_beacons(vif->type) &&
  1660. ((changed & BSS_CHANGED_BEACON) ||
  1661. (changed & BSS_CHANGED_BEACON_ENABLED) ||
  1662. (changed & BSS_CHANGED_BEACON_INT))) {
  1663. ath9k_set_beaconing_status(sc, false);
  1664. if (bss_conf->enable_beacon)
  1665. ath_beacon_alloc(sc, vif);
  1666. else
  1667. avp->is_bslot_active = false;
  1668. ath_beacon_config(sc, vif);
  1669. ath9k_set_beaconing_status(sc, true);
  1670. }
  1671. if (changed & BSS_CHANGED_ERP_SLOT) {
  1672. if (bss_conf->use_short_slot)
  1673. slottime = 9;
  1674. else
  1675. slottime = 20;
  1676. if (vif->type == NL80211_IFTYPE_AP) {
  1677. /*
  1678. * Defer update, so that connected stations can adjust
  1679. * their settings at the same time.
  1680. * See beacon.c for more details
  1681. */
  1682. sc->beacon.slottime = slottime;
  1683. sc->beacon.updateslot = UPDATE;
  1684. } else {
  1685. ah->slottime = slottime;
  1686. ath9k_hw_init_global_settings(ah);
  1687. }
  1688. }
  1689. mutex_unlock(&sc->mutex);
  1690. ath9k_ps_restore(sc);
  1691. }
  1692. static u64 ath9k_get_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1693. {
  1694. struct ath_softc *sc = hw->priv;
  1695. u64 tsf;
  1696. mutex_lock(&sc->mutex);
  1697. ath9k_ps_wakeup(sc);
  1698. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1699. ath9k_ps_restore(sc);
  1700. mutex_unlock(&sc->mutex);
  1701. return tsf;
  1702. }
  1703. static void ath9k_set_tsf(struct ieee80211_hw *hw,
  1704. struct ieee80211_vif *vif,
  1705. u64 tsf)
  1706. {
  1707. struct ath_softc *sc = hw->priv;
  1708. mutex_lock(&sc->mutex);
  1709. ath9k_ps_wakeup(sc);
  1710. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1711. ath9k_ps_restore(sc);
  1712. mutex_unlock(&sc->mutex);
  1713. }
  1714. static void ath9k_reset_tsf(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1715. {
  1716. struct ath_softc *sc = hw->priv;
  1717. mutex_lock(&sc->mutex);
  1718. ath9k_ps_wakeup(sc);
  1719. ath9k_hw_reset_tsf(sc->sc_ah);
  1720. ath9k_ps_restore(sc);
  1721. mutex_unlock(&sc->mutex);
  1722. }
  1723. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1724. struct ieee80211_vif *vif,
  1725. enum ieee80211_ampdu_mlme_action action,
  1726. struct ieee80211_sta *sta,
  1727. u16 tid, u16 *ssn, u8 buf_size)
  1728. {
  1729. struct ath_softc *sc = hw->priv;
  1730. int ret = 0;
  1731. local_bh_disable();
  1732. switch (action) {
  1733. case IEEE80211_AMPDU_RX_START:
  1734. break;
  1735. case IEEE80211_AMPDU_RX_STOP:
  1736. break;
  1737. case IEEE80211_AMPDU_TX_START:
  1738. ath9k_ps_wakeup(sc);
  1739. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1740. if (!ret)
  1741. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1742. ath9k_ps_restore(sc);
  1743. break;
  1744. case IEEE80211_AMPDU_TX_STOP:
  1745. ath9k_ps_wakeup(sc);
  1746. ath_tx_aggr_stop(sc, sta, tid);
  1747. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1748. ath9k_ps_restore(sc);
  1749. break;
  1750. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1751. ath9k_ps_wakeup(sc);
  1752. ath_tx_aggr_resume(sc, sta, tid);
  1753. ath9k_ps_restore(sc);
  1754. break;
  1755. default:
  1756. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1757. }
  1758. local_bh_enable();
  1759. return ret;
  1760. }
  1761. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1762. struct survey_info *survey)
  1763. {
  1764. struct ath_softc *sc = hw->priv;
  1765. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1766. struct ieee80211_supported_band *sband;
  1767. struct ieee80211_channel *chan;
  1768. unsigned long flags;
  1769. int pos;
  1770. spin_lock_irqsave(&common->cc_lock, flags);
  1771. if (idx == 0)
  1772. ath_update_survey_stats(sc);
  1773. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1774. if (sband && idx >= sband->n_channels) {
  1775. idx -= sband->n_channels;
  1776. sband = NULL;
  1777. }
  1778. if (!sband)
  1779. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1780. if (!sband || idx >= sband->n_channels) {
  1781. spin_unlock_irqrestore(&common->cc_lock, flags);
  1782. return -ENOENT;
  1783. }
  1784. chan = &sband->channels[idx];
  1785. pos = chan->hw_value;
  1786. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1787. survey->channel = chan;
  1788. spin_unlock_irqrestore(&common->cc_lock, flags);
  1789. return 0;
  1790. }
  1791. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1792. {
  1793. struct ath_softc *sc = hw->priv;
  1794. struct ath_hw *ah = sc->sc_ah;
  1795. mutex_lock(&sc->mutex);
  1796. ah->coverage_class = coverage_class;
  1797. ath9k_ps_wakeup(sc);
  1798. ath9k_hw_init_global_settings(ah);
  1799. ath9k_ps_restore(sc);
  1800. mutex_unlock(&sc->mutex);
  1801. }
  1802. static void ath9k_flush(struct ieee80211_hw *hw, bool drop)
  1803. {
  1804. struct ath_softc *sc = hw->priv;
  1805. struct ath_hw *ah = sc->sc_ah;
  1806. struct ath_common *common = ath9k_hw_common(ah);
  1807. int timeout = 200; /* ms */
  1808. int i, j;
  1809. bool drain_txq;
  1810. mutex_lock(&sc->mutex);
  1811. cancel_delayed_work_sync(&sc->tx_complete_work);
  1812. if (ah->ah_flags & AH_UNPLUGGED) {
  1813. ath_dbg(common, ANY, "Device has been unplugged!\n");
  1814. mutex_unlock(&sc->mutex);
  1815. return;
  1816. }
  1817. if (sc->sc_flags & SC_OP_INVALID) {
  1818. ath_dbg(common, ANY, "Device not present\n");
  1819. mutex_unlock(&sc->mutex);
  1820. return;
  1821. }
  1822. for (j = 0; j < timeout; j++) {
  1823. bool npend = false;
  1824. if (j)
  1825. usleep_range(1000, 2000);
  1826. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1827. if (!ATH_TXQ_SETUP(sc, i))
  1828. continue;
  1829. npend = ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
  1830. if (npend)
  1831. break;
  1832. }
  1833. if (!npend)
  1834. break;
  1835. }
  1836. if (drop) {
  1837. ath9k_ps_wakeup(sc);
  1838. spin_lock_bh(&sc->sc_pcu_lock);
  1839. drain_txq = ath_drain_all_txq(sc, false);
  1840. spin_unlock_bh(&sc->sc_pcu_lock);
  1841. if (!drain_txq)
  1842. ath_reset(sc, false);
  1843. ath9k_ps_restore(sc);
  1844. ieee80211_wake_queues(hw);
  1845. }
  1846. ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
  1847. mutex_unlock(&sc->mutex);
  1848. }
  1849. static bool ath9k_tx_frames_pending(struct ieee80211_hw *hw)
  1850. {
  1851. struct ath_softc *sc = hw->priv;
  1852. int i;
  1853. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1854. if (!ATH_TXQ_SETUP(sc, i))
  1855. continue;
  1856. if (ath9k_has_pending_frames(sc, &sc->tx.txq[i]))
  1857. return true;
  1858. }
  1859. return false;
  1860. }
  1861. static int ath9k_tx_last_beacon(struct ieee80211_hw *hw)
  1862. {
  1863. struct ath_softc *sc = hw->priv;
  1864. struct ath_hw *ah = sc->sc_ah;
  1865. struct ieee80211_vif *vif;
  1866. struct ath_vif *avp;
  1867. struct ath_buf *bf;
  1868. struct ath_tx_status ts;
  1869. bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA);
  1870. int status;
  1871. vif = sc->beacon.bslot[0];
  1872. if (!vif)
  1873. return 0;
  1874. avp = (void *)vif->drv_priv;
  1875. if (!avp->is_bslot_active)
  1876. return 0;
  1877. if (!sc->beacon.tx_processed && !edma) {
  1878. tasklet_disable(&sc->bcon_tasklet);
  1879. bf = avp->av_bcbuf;
  1880. if (!bf || !bf->bf_mpdu)
  1881. goto skip;
  1882. status = ath9k_hw_txprocdesc(ah, bf->bf_desc, &ts);
  1883. if (status == -EINPROGRESS)
  1884. goto skip;
  1885. sc->beacon.tx_processed = true;
  1886. sc->beacon.tx_last = !(ts.ts_status & ATH9K_TXERR_MASK);
  1887. skip:
  1888. tasklet_enable(&sc->bcon_tasklet);
  1889. }
  1890. return sc->beacon.tx_last;
  1891. }
  1892. static int ath9k_get_stats(struct ieee80211_hw *hw,
  1893. struct ieee80211_low_level_stats *stats)
  1894. {
  1895. struct ath_softc *sc = hw->priv;
  1896. struct ath_hw *ah = sc->sc_ah;
  1897. struct ath9k_mib_stats *mib_stats = &ah->ah_mibStats;
  1898. stats->dot11ACKFailureCount = mib_stats->ackrcv_bad;
  1899. stats->dot11RTSFailureCount = mib_stats->rts_bad;
  1900. stats->dot11FCSErrorCount = mib_stats->fcs_bad;
  1901. stats->dot11RTSSuccessCount = mib_stats->rts_good;
  1902. return 0;
  1903. }
  1904. static u32 fill_chainmask(u32 cap, u32 new)
  1905. {
  1906. u32 filled = 0;
  1907. int i;
  1908. for (i = 0; cap && new; i++, cap >>= 1) {
  1909. if (!(cap & BIT(0)))
  1910. continue;
  1911. if (new & BIT(0))
  1912. filled |= BIT(i);
  1913. new >>= 1;
  1914. }
  1915. return filled;
  1916. }
  1917. static int ath9k_set_antenna(struct ieee80211_hw *hw, u32 tx_ant, u32 rx_ant)
  1918. {
  1919. struct ath_softc *sc = hw->priv;
  1920. struct ath_hw *ah = sc->sc_ah;
  1921. if (!rx_ant || !tx_ant)
  1922. return -EINVAL;
  1923. sc->ant_rx = rx_ant;
  1924. sc->ant_tx = tx_ant;
  1925. if (ah->caps.rx_chainmask == 1)
  1926. return 0;
  1927. /* AR9100 runs into calibration issues if not all rx chains are enabled */
  1928. if (AR_SREV_9100(ah))
  1929. ah->rxchainmask = 0x7;
  1930. else
  1931. ah->rxchainmask = fill_chainmask(ah->caps.rx_chainmask, rx_ant);
  1932. ah->txchainmask = fill_chainmask(ah->caps.tx_chainmask, tx_ant);
  1933. ath9k_reload_chainmask_settings(sc);
  1934. return 0;
  1935. }
  1936. static int ath9k_get_antenna(struct ieee80211_hw *hw, u32 *tx_ant, u32 *rx_ant)
  1937. {
  1938. struct ath_softc *sc = hw->priv;
  1939. *tx_ant = sc->ant_tx;
  1940. *rx_ant = sc->ant_rx;
  1941. return 0;
  1942. }
  1943. struct ieee80211_ops ath9k_ops = {
  1944. .tx = ath9k_tx,
  1945. .start = ath9k_start,
  1946. .stop = ath9k_stop,
  1947. .add_interface = ath9k_add_interface,
  1948. .change_interface = ath9k_change_interface,
  1949. .remove_interface = ath9k_remove_interface,
  1950. .config = ath9k_config,
  1951. .configure_filter = ath9k_configure_filter,
  1952. .sta_add = ath9k_sta_add,
  1953. .sta_remove = ath9k_sta_remove,
  1954. .sta_notify = ath9k_sta_notify,
  1955. .conf_tx = ath9k_conf_tx,
  1956. .bss_info_changed = ath9k_bss_info_changed,
  1957. .set_key = ath9k_set_key,
  1958. .get_tsf = ath9k_get_tsf,
  1959. .set_tsf = ath9k_set_tsf,
  1960. .reset_tsf = ath9k_reset_tsf,
  1961. .ampdu_action = ath9k_ampdu_action,
  1962. .get_survey = ath9k_get_survey,
  1963. .rfkill_poll = ath9k_rfkill_poll_state,
  1964. .set_coverage_class = ath9k_set_coverage_class,
  1965. .flush = ath9k_flush,
  1966. .tx_frames_pending = ath9k_tx_frames_pending,
  1967. .tx_last_beacon = ath9k_tx_last_beacon,
  1968. .get_stats = ath9k_get_stats,
  1969. .set_antenna = ath9k_set_antenna,
  1970. .get_antenna = ath9k_get_antenna,
  1971. };