mm.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /*
  2. * Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. *
  11. * Create static mapping between physical to virtual memory.
  12. */
  13. #include <linux/mm.h>
  14. #include <linux/init.h>
  15. #include <asm/mach/map.h>
  16. #include <mach/hardware.h>
  17. #include <mach/common.h>
  18. #include <mach/iomux-v3.h>
  19. /*
  20. * Define the MX51 memory map.
  21. */
  22. static struct map_desc mx51_io_desc[] __initdata = {
  23. imx_map_entry(MX51, IRAM, MT_DEVICE),
  24. imx_map_entry(MX51, DEBUG, MT_DEVICE),
  25. imx_map_entry(MX51, AIPS1, MT_DEVICE),
  26. imx_map_entry(MX51, SPBA0, MT_DEVICE),
  27. imx_map_entry(MX51, AIPS2, MT_DEVICE),
  28. };
  29. /*
  30. * Define the MX53 memory map.
  31. */
  32. static struct map_desc mx53_io_desc[] __initdata = {
  33. imx_map_entry(MX53, AIPS1, MT_DEVICE),
  34. imx_map_entry(MX53, SPBA0, MT_DEVICE),
  35. imx_map_entry(MX53, AIPS2, MT_DEVICE),
  36. };
  37. /*
  38. * This function initializes the memory map. It is called during the
  39. * system startup to create static physical to virtual memory mappings
  40. * for the IO modules.
  41. */
  42. void __init mx51_map_io(void)
  43. {
  44. mxc_set_cpu_type(MXC_CPU_MX51);
  45. mxc_iomux_v3_init(MX51_IO_ADDRESS(MX51_IOMUXC_BASE_ADDR));
  46. mxc_arch_reset_init(MX51_IO_ADDRESS(MX51_WDOG1_BASE_ADDR));
  47. iotable_init(mx51_io_desc, ARRAY_SIZE(mx51_io_desc));
  48. }
  49. void __init mx53_map_io(void)
  50. {
  51. mxc_set_cpu_type(MXC_CPU_MX53);
  52. mxc_iomux_v3_init(MX53_IO_ADDRESS(MX53_IOMUXC_BASE_ADDR));
  53. mxc_arch_reset_init(MX53_IO_ADDRESS(MX53_WDOG_BASE_ADDR));
  54. iotable_init(mx53_io_desc, ARRAY_SIZE(mx53_io_desc));
  55. }
  56. int imx51_register_gpios(void);
  57. void __init mx51_init_irq(void)
  58. {
  59. unsigned long tzic_addr;
  60. void __iomem *tzic_virt;
  61. if (mx51_revision() < IMX_CHIP_REVISION_2_0)
  62. tzic_addr = MX51_TZIC_BASE_ADDR_TO1;
  63. else
  64. tzic_addr = MX51_TZIC_BASE_ADDR;
  65. tzic_virt = ioremap(tzic_addr, SZ_16K);
  66. if (!tzic_virt)
  67. panic("unable to map TZIC interrupt controller\n");
  68. tzic_init_irq(tzic_virt);
  69. imx51_register_gpios();
  70. }
  71. int imx53_register_gpios(void);
  72. void __init mx53_init_irq(void)
  73. {
  74. unsigned long tzic_addr;
  75. void __iomem *tzic_virt;
  76. tzic_addr = MX53_TZIC_BASE_ADDR;
  77. tzic_virt = ioremap(tzic_addr, SZ_16K);
  78. if (!tzic_virt)
  79. panic("unable to map TZIC interrupt controller\n");
  80. tzic_init_irq(tzic_virt);
  81. imx53_register_gpios();
  82. }