media-dev.c 39 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600
  1. /*
  2. * S5P/EXYNOS4 SoC series camera host interface media device driver
  3. *
  4. * Copyright (C) 2011 - 2013 Samsung Electronics Co., Ltd.
  5. * Author: Sylwester Nawrocki <s.nawrocki@samsung.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published
  9. * by the Free Software Foundation, either version 2 of the License,
  10. * or (at your option) any later version.
  11. */
  12. #include <linux/bug.h>
  13. #include <linux/device.h>
  14. #include <linux/errno.h>
  15. #include <linux/i2c.h>
  16. #include <linux/kernel.h>
  17. #include <linux/list.h>
  18. #include <linux/module.h>
  19. #include <linux/of.h>
  20. #include <linux/of_platform.h>
  21. #include <linux/of_device.h>
  22. #include <linux/platform_device.h>
  23. #include <linux/pm_runtime.h>
  24. #include <linux/types.h>
  25. #include <linux/slab.h>
  26. #include <media/v4l2-ctrls.h>
  27. #include <media/v4l2-of.h>
  28. #include <media/media-device.h>
  29. #include <media/s5p_fimc.h>
  30. #include "media-dev.h"
  31. #include "fimc-core.h"
  32. #include "fimc-is.h"
  33. #include "fimc-lite.h"
  34. #include "mipi-csis.h"
  35. static int __fimc_md_set_camclk(struct fimc_md *fmd,
  36. struct fimc_source_info *si,
  37. bool on);
  38. /* Set up image sensor subdev -> FIMC capture node notifications. */
  39. static void __setup_sensor_notification(struct fimc_md *fmd,
  40. struct v4l2_subdev *sensor,
  41. struct v4l2_subdev *fimc_sd)
  42. {
  43. struct fimc_source_info *src_inf;
  44. struct fimc_sensor_info *md_si;
  45. unsigned long flags;
  46. src_inf = v4l2_get_subdev_hostdata(sensor);
  47. if (!src_inf || WARN_ON(fmd == NULL))
  48. return;
  49. md_si = source_to_sensor_info(src_inf);
  50. spin_lock_irqsave(&fmd->slock, flags);
  51. md_si->host = v4l2_get_subdevdata(fimc_sd);
  52. spin_unlock_irqrestore(&fmd->slock, flags);
  53. }
  54. /**
  55. * fimc_pipeline_prepare - update pipeline information with subdevice pointers
  56. * @me: media entity terminating the pipeline
  57. *
  58. * Caller holds the graph mutex.
  59. */
  60. static void fimc_pipeline_prepare(struct fimc_pipeline *p,
  61. struct media_entity *me)
  62. {
  63. struct fimc_md *fmd = entity_to_fimc_mdev(me);
  64. struct v4l2_subdev *sd;
  65. struct v4l2_subdev *sensor = NULL;
  66. int i;
  67. for (i = 0; i < IDX_MAX; i++)
  68. p->subdevs[i] = NULL;
  69. while (1) {
  70. struct media_pad *pad = NULL;
  71. /* Find remote source pad */
  72. for (i = 0; i < me->num_pads; i++) {
  73. struct media_pad *spad = &me->pads[i];
  74. if (!(spad->flags & MEDIA_PAD_FL_SINK))
  75. continue;
  76. pad = media_entity_remote_pad(spad);
  77. if (pad)
  78. break;
  79. }
  80. if (pad == NULL ||
  81. media_entity_type(pad->entity) != MEDIA_ENT_T_V4L2_SUBDEV)
  82. break;
  83. sd = media_entity_to_v4l2_subdev(pad->entity);
  84. switch (sd->grp_id) {
  85. case GRP_ID_SENSOR:
  86. sensor = sd;
  87. /* fall through */
  88. case GRP_ID_FIMC_IS_SENSOR:
  89. p->subdevs[IDX_SENSOR] = sd;
  90. break;
  91. case GRP_ID_CSIS:
  92. p->subdevs[IDX_CSIS] = sd;
  93. break;
  94. case GRP_ID_FLITE:
  95. p->subdevs[IDX_FLITE] = sd;
  96. break;
  97. case GRP_ID_FIMC:
  98. p->subdevs[IDX_FIMC] = sd;
  99. break;
  100. case GRP_ID_FIMC_IS:
  101. p->subdevs[IDX_IS_ISP] = sd;
  102. break;
  103. default:
  104. break;
  105. }
  106. me = &sd->entity;
  107. if (me->num_pads == 1)
  108. break;
  109. }
  110. if (sensor && p->subdevs[IDX_FIMC])
  111. __setup_sensor_notification(fmd, sensor, p->subdevs[IDX_FIMC]);
  112. }
  113. /**
  114. * __subdev_set_power - change power state of a single subdev
  115. * @sd: subdevice to change power state for
  116. * @on: 1 to enable power or 0 to disable
  117. *
  118. * Return result of s_power subdev operation or -ENXIO if sd argument
  119. * is NULL. Return 0 if the subdevice does not implement s_power.
  120. */
  121. static int __subdev_set_power(struct v4l2_subdev *sd, int on)
  122. {
  123. int *use_count;
  124. int ret;
  125. if (sd == NULL)
  126. return -ENXIO;
  127. use_count = &sd->entity.use_count;
  128. if (on && (*use_count)++ > 0)
  129. return 0;
  130. else if (!on && (*use_count == 0 || --(*use_count) > 0))
  131. return 0;
  132. ret = v4l2_subdev_call(sd, core, s_power, on);
  133. return ret != -ENOIOCTLCMD ? ret : 0;
  134. }
  135. /**
  136. * fimc_pipeline_s_power - change power state of all pipeline subdevs
  137. * @fimc: fimc device terminating the pipeline
  138. * @state: true to power on, false to power off
  139. *
  140. * Needs to be called with the graph mutex held.
  141. */
  142. static int fimc_pipeline_s_power(struct fimc_pipeline *p, bool on)
  143. {
  144. static const u8 seq[2][IDX_MAX - 1] = {
  145. { IDX_IS_ISP, IDX_SENSOR, IDX_CSIS, IDX_FLITE },
  146. { IDX_CSIS, IDX_FLITE, IDX_SENSOR, IDX_IS_ISP },
  147. };
  148. int i, ret = 0;
  149. if (p->subdevs[IDX_SENSOR] == NULL)
  150. return -ENXIO;
  151. for (i = 0; i < IDX_MAX - 1; i++) {
  152. unsigned int idx = seq[on][i];
  153. ret = __subdev_set_power(p->subdevs[idx], on);
  154. if (ret < 0 && ret != -ENXIO)
  155. goto error;
  156. }
  157. return 0;
  158. error:
  159. for (; i >= 0; i--) {
  160. unsigned int idx = seq[on][i];
  161. __subdev_set_power(p->subdevs[idx], !on);
  162. }
  163. return ret;
  164. }
  165. /**
  166. * __fimc_pipeline_open - update the pipeline information, enable power
  167. * of all pipeline subdevs and the sensor clock
  168. * @me: media entity to start graph walk with
  169. * @prepare: true to walk the current pipeline and acquire all subdevs
  170. *
  171. * Called with the graph mutex held.
  172. */
  173. static int __fimc_pipeline_open(struct exynos_media_pipeline *ep,
  174. struct media_entity *me, bool prepare)
  175. {
  176. struct fimc_md *fmd = entity_to_fimc_mdev(me);
  177. struct fimc_pipeline *p = to_fimc_pipeline(ep);
  178. struct v4l2_subdev *sd;
  179. int ret;
  180. if (WARN_ON(p == NULL || me == NULL))
  181. return -EINVAL;
  182. if (prepare)
  183. fimc_pipeline_prepare(p, me);
  184. sd = p->subdevs[IDX_SENSOR];
  185. if (sd == NULL)
  186. return -EINVAL;
  187. /* Disable PXLASYNC clock if this pipeline includes FIMC-IS */
  188. if (!IS_ERR(fmd->wbclk[CLK_IDX_WB_B]) && p->subdevs[IDX_IS_ISP]) {
  189. ret = clk_prepare_enable(fmd->wbclk[CLK_IDX_WB_B]);
  190. if (ret < 0)
  191. return ret;
  192. }
  193. ret = fimc_md_set_camclk(sd, true);
  194. if (ret < 0)
  195. goto err_wbclk;
  196. ret = fimc_pipeline_s_power(p, 1);
  197. if (!ret)
  198. return 0;
  199. fimc_md_set_camclk(sd, false);
  200. err_wbclk:
  201. if (!IS_ERR(fmd->wbclk[CLK_IDX_WB_B]) && p->subdevs[IDX_IS_ISP])
  202. clk_disable_unprepare(fmd->wbclk[CLK_IDX_WB_B]);
  203. return ret;
  204. }
  205. /**
  206. * __fimc_pipeline_close - disable the sensor clock and pipeline power
  207. * @fimc: fimc device terminating the pipeline
  208. *
  209. * Disable power of all subdevs and turn the external sensor clock off.
  210. */
  211. static int __fimc_pipeline_close(struct exynos_media_pipeline *ep)
  212. {
  213. struct fimc_pipeline *p = to_fimc_pipeline(ep);
  214. struct v4l2_subdev *sd = p ? p->subdevs[IDX_SENSOR] : NULL;
  215. struct fimc_md *fmd;
  216. int ret;
  217. if (sd == NULL) {
  218. pr_warn("%s(): No sensor subdev\n", __func__);
  219. return 0;
  220. }
  221. ret = fimc_pipeline_s_power(p, 0);
  222. fimc_md_set_camclk(sd, false);
  223. fmd = entity_to_fimc_mdev(&sd->entity);
  224. /* Disable PXLASYNC clock if this pipeline includes FIMC-IS */
  225. if (!IS_ERR(fmd->wbclk[CLK_IDX_WB_B]) && p->subdevs[IDX_IS_ISP])
  226. clk_disable_unprepare(fmd->wbclk[CLK_IDX_WB_B]);
  227. return ret == -ENXIO ? 0 : ret;
  228. }
  229. /**
  230. * __fimc_pipeline_s_stream - call s_stream() on pipeline subdevs
  231. * @pipeline: video pipeline structure
  232. * @on: passed as the s_stream() callback argument
  233. */
  234. static int __fimc_pipeline_s_stream(struct exynos_media_pipeline *ep, bool on)
  235. {
  236. static const u8 seq[2][IDX_MAX] = {
  237. { IDX_FIMC, IDX_SENSOR, IDX_IS_ISP, IDX_CSIS, IDX_FLITE },
  238. { IDX_CSIS, IDX_FLITE, IDX_FIMC, IDX_SENSOR, IDX_IS_ISP },
  239. };
  240. struct fimc_pipeline *p = to_fimc_pipeline(ep);
  241. int i, ret = 0;
  242. if (p->subdevs[IDX_SENSOR] == NULL)
  243. return -ENODEV;
  244. for (i = 0; i < IDX_MAX; i++) {
  245. unsigned int idx = seq[on][i];
  246. ret = v4l2_subdev_call(p->subdevs[idx], video, s_stream, on);
  247. if (ret < 0 && ret != -ENOIOCTLCMD && ret != -ENODEV)
  248. goto error;
  249. }
  250. return 0;
  251. error:
  252. for (; i >= 0; i--) {
  253. unsigned int idx = seq[on][i];
  254. v4l2_subdev_call(p->subdevs[idx], video, s_stream, !on);
  255. }
  256. return ret;
  257. }
  258. /* Media pipeline operations for the FIMC/FIMC-LITE video device driver */
  259. static const struct exynos_media_pipeline_ops fimc_pipeline_ops = {
  260. .open = __fimc_pipeline_open,
  261. .close = __fimc_pipeline_close,
  262. .set_stream = __fimc_pipeline_s_stream,
  263. };
  264. static struct exynos_media_pipeline *fimc_md_pipeline_create(
  265. struct fimc_md *fmd)
  266. {
  267. struct fimc_pipeline *p;
  268. p = kzalloc(sizeof(*p), GFP_KERNEL);
  269. if (!p)
  270. return NULL;
  271. list_add_tail(&p->list, &fmd->pipelines);
  272. p->ep.ops = &fimc_pipeline_ops;
  273. return &p->ep;
  274. }
  275. static void fimc_md_pipelines_free(struct fimc_md *fmd)
  276. {
  277. while (!list_empty(&fmd->pipelines)) {
  278. struct fimc_pipeline *p;
  279. p = list_entry(fmd->pipelines.next, typeof(*p), list);
  280. list_del(&p->list);
  281. kfree(p);
  282. }
  283. }
  284. /*
  285. * Sensor subdevice helper functions
  286. */
  287. static struct v4l2_subdev *fimc_md_register_sensor(struct fimc_md *fmd,
  288. struct fimc_source_info *si)
  289. {
  290. struct i2c_adapter *adapter;
  291. struct v4l2_subdev *sd = NULL;
  292. if (!si || !fmd)
  293. return NULL;
  294. /*
  295. * If FIMC bus type is not Writeback FIFO assume it is same
  296. * as sensor_bus_type.
  297. */
  298. si->fimc_bus_type = si->sensor_bus_type;
  299. adapter = i2c_get_adapter(si->i2c_bus_num);
  300. if (!adapter) {
  301. v4l2_warn(&fmd->v4l2_dev,
  302. "Failed to get I2C adapter %d, deferring probe\n",
  303. si->i2c_bus_num);
  304. return ERR_PTR(-EPROBE_DEFER);
  305. }
  306. sd = v4l2_i2c_new_subdev_board(&fmd->v4l2_dev, adapter,
  307. si->board_info, NULL);
  308. if (IS_ERR_OR_NULL(sd)) {
  309. i2c_put_adapter(adapter);
  310. v4l2_warn(&fmd->v4l2_dev,
  311. "Failed to acquire subdev %s, deferring probe\n",
  312. si->board_info->type);
  313. return ERR_PTR(-EPROBE_DEFER);
  314. }
  315. v4l2_set_subdev_hostdata(sd, si);
  316. sd->grp_id = GRP_ID_SENSOR;
  317. v4l2_info(&fmd->v4l2_dev, "Registered sensor subdevice %s\n",
  318. sd->name);
  319. return sd;
  320. }
  321. static void fimc_md_unregister_sensor(struct v4l2_subdev *sd)
  322. {
  323. struct i2c_client *client = v4l2_get_subdevdata(sd);
  324. struct i2c_adapter *adapter;
  325. if (!client)
  326. return;
  327. v4l2_device_unregister_subdev(sd);
  328. if (!client->dev.of_node) {
  329. adapter = client->adapter;
  330. i2c_unregister_device(client);
  331. if (adapter)
  332. i2c_put_adapter(adapter);
  333. }
  334. }
  335. #ifdef CONFIG_OF
  336. /* Register I2C client subdev associated with @node. */
  337. static int fimc_md_of_add_sensor(struct fimc_md *fmd,
  338. struct device_node *node, int index)
  339. {
  340. struct fimc_sensor_info *si;
  341. struct i2c_client *client;
  342. struct v4l2_subdev *sd;
  343. int ret;
  344. if (WARN_ON(index >= ARRAY_SIZE(fmd->sensor)))
  345. return -EINVAL;
  346. si = &fmd->sensor[index];
  347. client = of_find_i2c_device_by_node(node);
  348. if (!client)
  349. return -EPROBE_DEFER;
  350. device_lock(&client->dev);
  351. if (!client->driver ||
  352. !try_module_get(client->driver->driver.owner)) {
  353. ret = -EPROBE_DEFER;
  354. v4l2_info(&fmd->v4l2_dev, "No driver found for %s\n",
  355. node->full_name);
  356. goto dev_put;
  357. }
  358. /* Enable sensor's master clock */
  359. ret = __fimc_md_set_camclk(fmd, &si->pdata, true);
  360. if (ret < 0)
  361. goto mod_put;
  362. sd = i2c_get_clientdata(client);
  363. ret = v4l2_device_register_subdev(&fmd->v4l2_dev, sd);
  364. __fimc_md_set_camclk(fmd, &si->pdata, false);
  365. if (ret < 0)
  366. goto mod_put;
  367. v4l2_set_subdev_hostdata(sd, &si->pdata);
  368. if (si->pdata.fimc_bus_type == FIMC_BUS_TYPE_ISP_WRITEBACK)
  369. sd->grp_id = GRP_ID_FIMC_IS_SENSOR;
  370. else
  371. sd->grp_id = GRP_ID_SENSOR;
  372. si->subdev = sd;
  373. v4l2_info(&fmd->v4l2_dev, "Registered sensor subdevice: %s (%d)\n",
  374. sd->name, fmd->num_sensors);
  375. fmd->num_sensors++;
  376. mod_put:
  377. module_put(client->driver->driver.owner);
  378. dev_put:
  379. device_unlock(&client->dev);
  380. put_device(&client->dev);
  381. return ret;
  382. }
  383. /* Parse port node and register as a sub-device any sensor specified there. */
  384. static int fimc_md_parse_port_node(struct fimc_md *fmd,
  385. struct device_node *port,
  386. unsigned int index)
  387. {
  388. struct device_node *rem, *ep, *np;
  389. struct fimc_source_info *pd;
  390. struct v4l2_of_endpoint endpoint;
  391. int ret;
  392. u32 val;
  393. pd = &fmd->sensor[index].pdata;
  394. /* Assume here a port node can have only one endpoint node. */
  395. ep = of_get_next_child(port, NULL);
  396. if (!ep)
  397. return 0;
  398. v4l2_of_parse_endpoint(ep, &endpoint);
  399. if (WARN_ON(endpoint.port == 0) || index >= FIMC_MAX_SENSORS)
  400. return -EINVAL;
  401. pd->mux_id = (endpoint.port - 1) & 0x1;
  402. rem = v4l2_of_get_remote_port_parent(ep);
  403. of_node_put(ep);
  404. if (rem == NULL) {
  405. v4l2_info(&fmd->v4l2_dev, "Remote device at %s not found\n",
  406. ep->full_name);
  407. return 0;
  408. }
  409. if (!of_property_read_u32(rem, "samsung,camclk-out", &val))
  410. pd->clk_id = val;
  411. if (!of_property_read_u32(rem, "clock-frequency", &val))
  412. pd->clk_frequency = val;
  413. if (pd->clk_frequency == 0) {
  414. v4l2_err(&fmd->v4l2_dev, "Wrong clock frequency at node %s\n",
  415. rem->full_name);
  416. of_node_put(rem);
  417. return -EINVAL;
  418. }
  419. if (fimc_input_is_parallel(endpoint.port)) {
  420. if (endpoint.bus_type == V4L2_MBUS_PARALLEL)
  421. pd->sensor_bus_type = FIMC_BUS_TYPE_ITU_601;
  422. else
  423. pd->sensor_bus_type = FIMC_BUS_TYPE_ITU_656;
  424. pd->flags = endpoint.bus.parallel.flags;
  425. } else if (fimc_input_is_mipi_csi(endpoint.port)) {
  426. /*
  427. * MIPI CSI-2: only input mux selection and
  428. * the sensor's clock frequency is needed.
  429. */
  430. pd->sensor_bus_type = FIMC_BUS_TYPE_MIPI_CSI2;
  431. } else {
  432. v4l2_err(&fmd->v4l2_dev, "Wrong port id (%u) at node %s\n",
  433. endpoint.port, rem->full_name);
  434. }
  435. /*
  436. * For FIMC-IS handled sensors, that are placed under i2c-isp device
  437. * node, FIMC is connected to the FIMC-IS through its ISP Writeback
  438. * input. Sensors are attached to the FIMC-LITE hostdata interface
  439. * directly or through MIPI-CSIS, depending on the external media bus
  440. * used. This needs to be handled in a more reliable way, not by just
  441. * checking parent's node name.
  442. */
  443. np = of_get_parent(rem);
  444. if (np && !of_node_cmp(np->name, "i2c-isp"))
  445. pd->fimc_bus_type = FIMC_BUS_TYPE_ISP_WRITEBACK;
  446. else
  447. pd->fimc_bus_type = pd->sensor_bus_type;
  448. ret = fimc_md_of_add_sensor(fmd, rem, index);
  449. of_node_put(rem);
  450. return ret;
  451. }
  452. /* Register all SoC external sub-devices */
  453. static int fimc_md_of_sensors_register(struct fimc_md *fmd,
  454. struct device_node *np)
  455. {
  456. struct device_node *parent = fmd->pdev->dev.of_node;
  457. struct device_node *node, *ports;
  458. int index = 0;
  459. int ret;
  460. /* Attach sensors linked to MIPI CSI-2 receivers */
  461. for_each_available_child_of_node(parent, node) {
  462. struct device_node *port;
  463. if (of_node_cmp(node->name, "csis"))
  464. continue;
  465. /* The csis node can have only port subnode. */
  466. port = of_get_next_child(node, NULL);
  467. if (!port)
  468. continue;
  469. ret = fimc_md_parse_port_node(fmd, port, index);
  470. if (ret < 0)
  471. return ret;
  472. index++;
  473. }
  474. /* Attach sensors listed in the parallel-ports node */
  475. ports = of_get_child_by_name(parent, "parallel-ports");
  476. if (!ports)
  477. return 0;
  478. for_each_child_of_node(ports, node) {
  479. ret = fimc_md_parse_port_node(fmd, node, index);
  480. if (ret < 0)
  481. break;
  482. index++;
  483. }
  484. return 0;
  485. }
  486. static int __of_get_csis_id(struct device_node *np)
  487. {
  488. u32 reg = 0;
  489. np = of_get_child_by_name(np, "port");
  490. if (!np)
  491. return -EINVAL;
  492. of_property_read_u32(np, "reg", &reg);
  493. return reg - FIMC_INPUT_MIPI_CSI2_0;
  494. }
  495. #else
  496. #define fimc_md_of_sensors_register(fmd, np) (-ENOSYS)
  497. #define __of_get_csis_id(np) (-ENOSYS)
  498. #endif
  499. static int fimc_md_register_sensor_entities(struct fimc_md *fmd)
  500. {
  501. struct s5p_platform_fimc *pdata = fmd->pdev->dev.platform_data;
  502. struct device_node *of_node = fmd->pdev->dev.of_node;
  503. int num_clients = 0;
  504. int ret, i;
  505. /*
  506. * Runtime resume one of the FIMC entities to make sure
  507. * the sclk_cam clocks are not globally disabled.
  508. */
  509. if (!fmd->pmf)
  510. return -ENXIO;
  511. ret = pm_runtime_get_sync(fmd->pmf);
  512. if (ret < 0)
  513. return ret;
  514. if (of_node) {
  515. fmd->num_sensors = 0;
  516. ret = fimc_md_of_sensors_register(fmd, of_node);
  517. } else if (pdata) {
  518. WARN_ON(pdata->num_clients > ARRAY_SIZE(fmd->sensor));
  519. num_clients = min_t(u32, pdata->num_clients,
  520. ARRAY_SIZE(fmd->sensor));
  521. fmd->num_sensors = num_clients;
  522. for (i = 0; i < num_clients; i++) {
  523. struct fimc_sensor_info *si = &fmd->sensor[i];
  524. struct v4l2_subdev *sd;
  525. si->pdata = pdata->source_info[i];
  526. ret = __fimc_md_set_camclk(fmd, &si->pdata, true);
  527. if (ret)
  528. break;
  529. sd = fimc_md_register_sensor(fmd, &si->pdata);
  530. ret = __fimc_md_set_camclk(fmd, &si->pdata, false);
  531. if (IS_ERR(sd)) {
  532. si->subdev = NULL;
  533. ret = PTR_ERR(sd);
  534. break;
  535. }
  536. si->subdev = sd;
  537. if (ret)
  538. break;
  539. }
  540. }
  541. pm_runtime_put(fmd->pmf);
  542. return ret;
  543. }
  544. /*
  545. * MIPI-CSIS, FIMC and FIMC-LITE platform devices registration.
  546. */
  547. static int register_fimc_lite_entity(struct fimc_md *fmd,
  548. struct fimc_lite *fimc_lite)
  549. {
  550. struct v4l2_subdev *sd;
  551. struct exynos_media_pipeline *ep;
  552. int ret;
  553. if (WARN_ON(fimc_lite->index >= FIMC_LITE_MAX_DEVS ||
  554. fmd->fimc_lite[fimc_lite->index]))
  555. return -EBUSY;
  556. sd = &fimc_lite->subdev;
  557. sd->grp_id = GRP_ID_FLITE;
  558. ep = fimc_md_pipeline_create(fmd);
  559. if (!ep)
  560. return -ENOMEM;
  561. v4l2_set_subdev_hostdata(sd, ep);
  562. ret = v4l2_device_register_subdev(&fmd->v4l2_dev, sd);
  563. if (!ret)
  564. fmd->fimc_lite[fimc_lite->index] = fimc_lite;
  565. else
  566. v4l2_err(&fmd->v4l2_dev, "Failed to register FIMC.LITE%d\n",
  567. fimc_lite->index);
  568. return ret;
  569. }
  570. static int register_fimc_entity(struct fimc_md *fmd, struct fimc_dev *fimc)
  571. {
  572. struct v4l2_subdev *sd;
  573. struct exynos_media_pipeline *ep;
  574. int ret;
  575. if (WARN_ON(fimc->id >= FIMC_MAX_DEVS || fmd->fimc[fimc->id]))
  576. return -EBUSY;
  577. sd = &fimc->vid_cap.subdev;
  578. sd->grp_id = GRP_ID_FIMC;
  579. ep = fimc_md_pipeline_create(fmd);
  580. if (!ep)
  581. return -ENOMEM;
  582. v4l2_set_subdev_hostdata(sd, ep);
  583. ret = v4l2_device_register_subdev(&fmd->v4l2_dev, sd);
  584. if (!ret) {
  585. if (!fmd->pmf && fimc->pdev)
  586. fmd->pmf = &fimc->pdev->dev;
  587. fmd->fimc[fimc->id] = fimc;
  588. fimc->vid_cap.user_subdev_api = fmd->user_subdev_api;
  589. } else {
  590. v4l2_err(&fmd->v4l2_dev, "Failed to register FIMC.%d (%d)\n",
  591. fimc->id, ret);
  592. }
  593. return ret;
  594. }
  595. static int register_csis_entity(struct fimc_md *fmd,
  596. struct platform_device *pdev,
  597. struct v4l2_subdev *sd)
  598. {
  599. struct device_node *node = pdev->dev.of_node;
  600. int id, ret;
  601. id = node ? __of_get_csis_id(node) : max(0, pdev->id);
  602. if (WARN_ON(id < 0 || id >= CSIS_MAX_ENTITIES))
  603. return -ENOENT;
  604. if (WARN_ON(fmd->csis[id].sd))
  605. return -EBUSY;
  606. sd->grp_id = GRP_ID_CSIS;
  607. ret = v4l2_device_register_subdev(&fmd->v4l2_dev, sd);
  608. if (!ret)
  609. fmd->csis[id].sd = sd;
  610. else
  611. v4l2_err(&fmd->v4l2_dev,
  612. "Failed to register MIPI-CSIS.%d (%d)\n", id, ret);
  613. return ret;
  614. }
  615. static int register_fimc_is_entity(struct fimc_md *fmd, struct fimc_is *is)
  616. {
  617. struct v4l2_subdev *sd = &is->isp.subdev;
  618. int ret;
  619. ret = v4l2_device_register_subdev(&fmd->v4l2_dev, sd);
  620. if (ret) {
  621. v4l2_err(&fmd->v4l2_dev,
  622. "Failed to register FIMC-ISP (%d)\n", ret);
  623. return ret;
  624. }
  625. fmd->fimc_is = is;
  626. return 0;
  627. }
  628. static int fimc_md_register_platform_entity(struct fimc_md *fmd,
  629. struct platform_device *pdev,
  630. int plat_entity)
  631. {
  632. struct device *dev = &pdev->dev;
  633. int ret = -EPROBE_DEFER;
  634. void *drvdata;
  635. /* Lock to ensure dev->driver won't change. */
  636. device_lock(dev);
  637. if (!dev->driver || !try_module_get(dev->driver->owner))
  638. goto dev_unlock;
  639. drvdata = dev_get_drvdata(dev);
  640. /* Some subdev didn't probe succesfully id drvdata is NULL */
  641. if (drvdata) {
  642. switch (plat_entity) {
  643. case IDX_FIMC:
  644. ret = register_fimc_entity(fmd, drvdata);
  645. break;
  646. case IDX_FLITE:
  647. ret = register_fimc_lite_entity(fmd, drvdata);
  648. break;
  649. case IDX_CSIS:
  650. ret = register_csis_entity(fmd, pdev, drvdata);
  651. break;
  652. case IDX_IS_ISP:
  653. ret = register_fimc_is_entity(fmd, drvdata);
  654. break;
  655. default:
  656. ret = -ENODEV;
  657. }
  658. }
  659. module_put(dev->driver->owner);
  660. dev_unlock:
  661. device_unlock(dev);
  662. if (ret == -EPROBE_DEFER)
  663. dev_info(&fmd->pdev->dev, "deferring %s device registration\n",
  664. dev_name(dev));
  665. else if (ret < 0)
  666. dev_err(&fmd->pdev->dev, "%s device registration failed (%d)\n",
  667. dev_name(dev), ret);
  668. return ret;
  669. }
  670. static int fimc_md_pdev_match(struct device *dev, void *data)
  671. {
  672. struct platform_device *pdev = to_platform_device(dev);
  673. int plat_entity = -1;
  674. int ret;
  675. char *p;
  676. if (!get_device(dev))
  677. return -ENODEV;
  678. if (!strcmp(pdev->name, CSIS_DRIVER_NAME)) {
  679. plat_entity = IDX_CSIS;
  680. } else {
  681. p = strstr(pdev->name, "fimc");
  682. if (p && *(p + 4) == 0)
  683. plat_entity = IDX_FIMC;
  684. }
  685. if (plat_entity >= 0)
  686. ret = fimc_md_register_platform_entity(data, pdev,
  687. plat_entity);
  688. put_device(dev);
  689. return 0;
  690. }
  691. /* Register FIMC, FIMC-LITE and CSIS media entities */
  692. #ifdef CONFIG_OF
  693. static int fimc_md_register_of_platform_entities(struct fimc_md *fmd,
  694. struct device_node *parent)
  695. {
  696. struct device_node *node;
  697. int ret = 0;
  698. for_each_available_child_of_node(parent, node) {
  699. struct platform_device *pdev;
  700. int plat_entity = -1;
  701. pdev = of_find_device_by_node(node);
  702. if (!pdev)
  703. continue;
  704. /* If driver of any entity isn't ready try all again later. */
  705. if (!strcmp(node->name, CSIS_OF_NODE_NAME))
  706. plat_entity = IDX_CSIS;
  707. else if (!strcmp(node->name, FIMC_IS_OF_NODE_NAME))
  708. plat_entity = IDX_IS_ISP;
  709. else if (!strcmp(node->name, FIMC_LITE_OF_NODE_NAME))
  710. plat_entity = IDX_FLITE;
  711. else if (!strcmp(node->name, FIMC_OF_NODE_NAME) &&
  712. !of_property_read_bool(node, "samsung,lcd-wb"))
  713. plat_entity = IDX_FIMC;
  714. if (plat_entity >= 0)
  715. ret = fimc_md_register_platform_entity(fmd, pdev,
  716. plat_entity);
  717. put_device(&pdev->dev);
  718. if (ret < 0)
  719. break;
  720. }
  721. return ret;
  722. }
  723. #else
  724. #define fimc_md_register_of_platform_entities(fmd, node) (-ENOSYS)
  725. #endif
  726. static void fimc_md_unregister_entities(struct fimc_md *fmd)
  727. {
  728. int i;
  729. for (i = 0; i < FIMC_MAX_DEVS; i++) {
  730. struct fimc_dev *dev = fmd->fimc[i];
  731. if (dev == NULL)
  732. continue;
  733. v4l2_device_unregister_subdev(&dev->vid_cap.subdev);
  734. dev->vid_cap.ve.pipe = NULL;
  735. fmd->fimc[i] = NULL;
  736. }
  737. for (i = 0; i < FIMC_LITE_MAX_DEVS; i++) {
  738. struct fimc_lite *dev = fmd->fimc_lite[i];
  739. if (dev == NULL)
  740. continue;
  741. v4l2_device_unregister_subdev(&dev->subdev);
  742. dev->ve.pipe = NULL;
  743. fmd->fimc_lite[i] = NULL;
  744. }
  745. for (i = 0; i < CSIS_MAX_ENTITIES; i++) {
  746. if (fmd->csis[i].sd == NULL)
  747. continue;
  748. v4l2_device_unregister_subdev(fmd->csis[i].sd);
  749. fmd->csis[i].sd = NULL;
  750. }
  751. for (i = 0; i < fmd->num_sensors; i++) {
  752. if (fmd->sensor[i].subdev == NULL)
  753. continue;
  754. fimc_md_unregister_sensor(fmd->sensor[i].subdev);
  755. fmd->sensor[i].subdev = NULL;
  756. }
  757. if (fmd->fimc_is)
  758. v4l2_device_unregister_subdev(&fmd->fimc_is->isp.subdev);
  759. v4l2_info(&fmd->v4l2_dev, "Unregistered all entities\n");
  760. }
  761. /**
  762. * __fimc_md_create_fimc_links - create links to all FIMC entities
  763. * @fmd: fimc media device
  764. * @source: the source entity to create links to all fimc entities from
  765. * @sensor: sensor subdev linked to FIMC[fimc_id] entity, may be null
  766. * @pad: the source entity pad index
  767. * @link_mask: bitmask of the fimc devices for which link should be enabled
  768. */
  769. static int __fimc_md_create_fimc_sink_links(struct fimc_md *fmd,
  770. struct media_entity *source,
  771. struct v4l2_subdev *sensor,
  772. int pad, int link_mask)
  773. {
  774. struct fimc_source_info *si = NULL;
  775. struct media_entity *sink;
  776. unsigned int flags = 0;
  777. int i, ret = 0;
  778. if (sensor) {
  779. si = v4l2_get_subdev_hostdata(sensor);
  780. /* Skip direct FIMC links in the logical FIMC-IS sensor path */
  781. if (si && si->fimc_bus_type == FIMC_BUS_TYPE_ISP_WRITEBACK)
  782. ret = 1;
  783. }
  784. for (i = 0; !ret && i < FIMC_MAX_DEVS; i++) {
  785. if (!fmd->fimc[i])
  786. continue;
  787. /*
  788. * Some FIMC variants are not fitted with camera capture
  789. * interface. Skip creating a link from sensor for those.
  790. */
  791. if (!fmd->fimc[i]->variant->has_cam_if)
  792. continue;
  793. flags = ((1 << i) & link_mask) ? MEDIA_LNK_FL_ENABLED : 0;
  794. sink = &fmd->fimc[i]->vid_cap.subdev.entity;
  795. ret = media_entity_create_link(source, pad, sink,
  796. FIMC_SD_PAD_SINK_CAM, flags);
  797. if (ret)
  798. return ret;
  799. /* Notify FIMC capture subdev entity */
  800. ret = media_entity_call(sink, link_setup, &sink->pads[0],
  801. &source->pads[pad], flags);
  802. if (ret)
  803. break;
  804. v4l2_info(&fmd->v4l2_dev, "created link [%s] %c> [%s]\n",
  805. source->name, flags ? '=' : '-', sink->name);
  806. }
  807. for (i = 0; i < FIMC_LITE_MAX_DEVS; i++) {
  808. if (!fmd->fimc_lite[i])
  809. continue;
  810. sink = &fmd->fimc_lite[i]->subdev.entity;
  811. ret = media_entity_create_link(source, pad, sink,
  812. FLITE_SD_PAD_SINK, 0);
  813. if (ret)
  814. return ret;
  815. /* Notify FIMC-LITE subdev entity */
  816. ret = media_entity_call(sink, link_setup, &sink->pads[0],
  817. &source->pads[pad], 0);
  818. if (ret)
  819. break;
  820. v4l2_info(&fmd->v4l2_dev, "created link [%s] -> [%s]\n",
  821. source->name, sink->name);
  822. }
  823. return 0;
  824. }
  825. /* Create links from FIMC-LITE source pads to other entities */
  826. static int __fimc_md_create_flite_source_links(struct fimc_md *fmd)
  827. {
  828. struct media_entity *source, *sink;
  829. int i, ret = 0;
  830. for (i = 0; i < FIMC_LITE_MAX_DEVS; i++) {
  831. struct fimc_lite *fimc = fmd->fimc_lite[i];
  832. if (fimc == NULL)
  833. continue;
  834. source = &fimc->subdev.entity;
  835. sink = &fimc->ve.vdev.entity;
  836. /* FIMC-LITE's subdev and video node */
  837. ret = media_entity_create_link(source, FLITE_SD_PAD_SOURCE_DMA,
  838. sink, 0, 0);
  839. if (ret)
  840. break;
  841. /* Link from FIMC-LITE to IS-ISP subdev */
  842. sink = &fmd->fimc_is->isp.subdev.entity;
  843. ret = media_entity_create_link(source, FLITE_SD_PAD_SOURCE_ISP,
  844. sink, 0, 0);
  845. if (ret)
  846. break;
  847. }
  848. return ret;
  849. }
  850. /* Create FIMC-IS links */
  851. static int __fimc_md_create_fimc_is_links(struct fimc_md *fmd)
  852. {
  853. struct media_entity *source, *sink;
  854. int i, ret;
  855. source = &fmd->fimc_is->isp.subdev.entity;
  856. for (i = 0; i < FIMC_MAX_DEVS; i++) {
  857. if (fmd->fimc[i] == NULL)
  858. continue;
  859. /* Link from IS-ISP subdev to FIMC */
  860. sink = &fmd->fimc[i]->vid_cap.subdev.entity;
  861. ret = media_entity_create_link(source, FIMC_ISP_SD_PAD_SRC_FIFO,
  862. sink, FIMC_SD_PAD_SINK_FIFO, 0);
  863. if (ret)
  864. return ret;
  865. }
  866. return ret;
  867. }
  868. /**
  869. * fimc_md_create_links - create default links between registered entities
  870. *
  871. * Parallel interface sensor entities are connected directly to FIMC capture
  872. * entities. The sensors using MIPI CSIS bus are connected through immutable
  873. * link with CSI receiver entity specified by mux_id. Any registered CSIS
  874. * entity has a link to each registered FIMC capture entity. Enabled links
  875. * are created by default between each subsequent registered sensor and
  876. * subsequent FIMC capture entity. The number of default active links is
  877. * determined by the number of available sensors or FIMC entities,
  878. * whichever is less.
  879. */
  880. static int fimc_md_create_links(struct fimc_md *fmd)
  881. {
  882. struct v4l2_subdev *csi_sensors[CSIS_MAX_ENTITIES] = { NULL };
  883. struct v4l2_subdev *sensor, *csis;
  884. struct fimc_source_info *pdata;
  885. struct media_entity *source, *sink;
  886. int i, pad, fimc_id = 0, ret = 0;
  887. u32 flags, link_mask = 0;
  888. for (i = 0; i < fmd->num_sensors; i++) {
  889. if (fmd->sensor[i].subdev == NULL)
  890. continue;
  891. sensor = fmd->sensor[i].subdev;
  892. pdata = v4l2_get_subdev_hostdata(sensor);
  893. if (!pdata)
  894. continue;
  895. source = NULL;
  896. switch (pdata->sensor_bus_type) {
  897. case FIMC_BUS_TYPE_MIPI_CSI2:
  898. if (WARN(pdata->mux_id >= CSIS_MAX_ENTITIES,
  899. "Wrong CSI channel id: %d\n", pdata->mux_id))
  900. return -EINVAL;
  901. csis = fmd->csis[pdata->mux_id].sd;
  902. if (WARN(csis == NULL,
  903. "MIPI-CSI interface specified "
  904. "but s5p-csis module is not loaded!\n"))
  905. return -EINVAL;
  906. pad = sensor->entity.num_pads - 1;
  907. ret = media_entity_create_link(&sensor->entity, pad,
  908. &csis->entity, CSIS_PAD_SINK,
  909. MEDIA_LNK_FL_IMMUTABLE |
  910. MEDIA_LNK_FL_ENABLED);
  911. if (ret)
  912. return ret;
  913. v4l2_info(&fmd->v4l2_dev, "created link [%s] => [%s]\n",
  914. sensor->entity.name, csis->entity.name);
  915. source = NULL;
  916. csi_sensors[pdata->mux_id] = sensor;
  917. break;
  918. case FIMC_BUS_TYPE_ITU_601...FIMC_BUS_TYPE_ITU_656:
  919. source = &sensor->entity;
  920. pad = 0;
  921. break;
  922. default:
  923. v4l2_err(&fmd->v4l2_dev, "Wrong bus_type: %x\n",
  924. pdata->sensor_bus_type);
  925. return -EINVAL;
  926. }
  927. if (source == NULL)
  928. continue;
  929. link_mask = 1 << fimc_id++;
  930. ret = __fimc_md_create_fimc_sink_links(fmd, source, sensor,
  931. pad, link_mask);
  932. }
  933. for (i = 0; i < CSIS_MAX_ENTITIES; i++) {
  934. if (fmd->csis[i].sd == NULL)
  935. continue;
  936. source = &fmd->csis[i].sd->entity;
  937. pad = CSIS_PAD_SOURCE;
  938. sensor = csi_sensors[i];
  939. link_mask = 1 << fimc_id++;
  940. ret = __fimc_md_create_fimc_sink_links(fmd, source, sensor,
  941. pad, link_mask);
  942. }
  943. /* Create immutable links between each FIMC's subdev and video node */
  944. flags = MEDIA_LNK_FL_IMMUTABLE | MEDIA_LNK_FL_ENABLED;
  945. for (i = 0; i < FIMC_MAX_DEVS; i++) {
  946. if (!fmd->fimc[i])
  947. continue;
  948. source = &fmd->fimc[i]->vid_cap.subdev.entity;
  949. sink = &fmd->fimc[i]->vid_cap.ve.vdev.entity;
  950. ret = media_entity_create_link(source, FIMC_SD_PAD_SOURCE,
  951. sink, 0, flags);
  952. if (ret)
  953. break;
  954. }
  955. ret = __fimc_md_create_flite_source_links(fmd);
  956. if (ret < 0)
  957. return ret;
  958. if (fmd->use_isp)
  959. ret = __fimc_md_create_fimc_is_links(fmd);
  960. return ret;
  961. }
  962. /*
  963. * The peripheral sensor and CAM_BLK (PIXELASYNCMx) clocks management.
  964. */
  965. static void fimc_md_put_clocks(struct fimc_md *fmd)
  966. {
  967. int i = FIMC_MAX_CAMCLKS;
  968. while (--i >= 0) {
  969. if (IS_ERR(fmd->camclk[i].clock))
  970. continue;
  971. clk_unprepare(fmd->camclk[i].clock);
  972. clk_put(fmd->camclk[i].clock);
  973. fmd->camclk[i].clock = ERR_PTR(-EINVAL);
  974. }
  975. /* Writeback (PIXELASYNCMx) clocks */
  976. for (i = 0; i < FIMC_MAX_WBCLKS; i++) {
  977. if (IS_ERR(fmd->wbclk[i]))
  978. continue;
  979. clk_put(fmd->wbclk[i]);
  980. fmd->wbclk[i] = ERR_PTR(-EINVAL);
  981. }
  982. }
  983. static int fimc_md_get_clocks(struct fimc_md *fmd)
  984. {
  985. struct device *dev = NULL;
  986. char clk_name[32];
  987. struct clk *clock;
  988. int ret, i;
  989. for (i = 0; i < FIMC_MAX_CAMCLKS; i++)
  990. fmd->camclk[i].clock = ERR_PTR(-EINVAL);
  991. if (fmd->pdev->dev.of_node)
  992. dev = &fmd->pdev->dev;
  993. for (i = 0; i < FIMC_MAX_CAMCLKS; i++) {
  994. snprintf(clk_name, sizeof(clk_name), "sclk_cam%u", i);
  995. clock = clk_get(dev, clk_name);
  996. if (IS_ERR(clock)) {
  997. dev_err(&fmd->pdev->dev, "Failed to get clock: %s\n",
  998. clk_name);
  999. ret = PTR_ERR(clock);
  1000. break;
  1001. }
  1002. ret = clk_prepare(clock);
  1003. if (ret < 0) {
  1004. clk_put(clock);
  1005. fmd->camclk[i].clock = ERR_PTR(-EINVAL);
  1006. break;
  1007. }
  1008. fmd->camclk[i].clock = clock;
  1009. }
  1010. if (ret)
  1011. fimc_md_put_clocks(fmd);
  1012. if (!fmd->use_isp)
  1013. return 0;
  1014. /*
  1015. * For now get only PIXELASYNCM1 clock (Writeback B/ISP),
  1016. * leave PIXELASYNCM0 out for the LCD Writeback driver.
  1017. */
  1018. fmd->wbclk[CLK_IDX_WB_A] = ERR_PTR(-EINVAL);
  1019. for (i = CLK_IDX_WB_B; i < FIMC_MAX_WBCLKS; i++) {
  1020. snprintf(clk_name, sizeof(clk_name), "pxl_async%u", i);
  1021. clock = clk_get(dev, clk_name);
  1022. if (IS_ERR(clock)) {
  1023. v4l2_err(&fmd->v4l2_dev, "Failed to get clock: %s\n",
  1024. clk_name);
  1025. ret = PTR_ERR(clock);
  1026. break;
  1027. }
  1028. fmd->wbclk[i] = clock;
  1029. }
  1030. if (ret)
  1031. fimc_md_put_clocks(fmd);
  1032. return ret;
  1033. }
  1034. static int __fimc_md_set_camclk(struct fimc_md *fmd,
  1035. struct fimc_source_info *si,
  1036. bool on)
  1037. {
  1038. struct fimc_camclk_info *camclk;
  1039. int ret = 0;
  1040. if (WARN_ON(si->clk_id >= FIMC_MAX_CAMCLKS) || !fmd || !fmd->pmf)
  1041. return -EINVAL;
  1042. camclk = &fmd->camclk[si->clk_id];
  1043. dbg("camclk %d, f: %lu, use_count: %d, on: %d",
  1044. si->clk_id, si->clk_frequency, camclk->use_count, on);
  1045. if (on) {
  1046. if (camclk->use_count > 0 &&
  1047. camclk->frequency != si->clk_frequency)
  1048. return -EINVAL;
  1049. if (camclk->use_count++ == 0) {
  1050. clk_set_rate(camclk->clock, si->clk_frequency);
  1051. camclk->frequency = si->clk_frequency;
  1052. ret = pm_runtime_get_sync(fmd->pmf);
  1053. if (ret < 0)
  1054. return ret;
  1055. ret = clk_enable(camclk->clock);
  1056. dbg("Enabled camclk %d: f: %lu", si->clk_id,
  1057. clk_get_rate(camclk->clock));
  1058. }
  1059. return ret;
  1060. }
  1061. if (WARN_ON(camclk->use_count == 0))
  1062. return 0;
  1063. if (--camclk->use_count == 0) {
  1064. clk_disable(camclk->clock);
  1065. pm_runtime_put(fmd->pmf);
  1066. dbg("Disabled camclk %d", si->clk_id);
  1067. }
  1068. return ret;
  1069. }
  1070. /**
  1071. * fimc_md_set_camclk - peripheral sensor clock setup
  1072. * @sd: sensor subdev to configure sclk_cam clock for
  1073. * @on: 1 to enable or 0 to disable the clock
  1074. *
  1075. * There are 2 separate clock outputs available in the SoC for external
  1076. * image processors. These clocks are shared between all registered FIMC
  1077. * devices to which sensors can be attached, either directly or through
  1078. * the MIPI CSI receiver. The clock is allowed here to be used by
  1079. * multiple sensors concurrently if they use same frequency.
  1080. * This function should only be called when the graph mutex is held.
  1081. */
  1082. int fimc_md_set_camclk(struct v4l2_subdev *sd, bool on)
  1083. {
  1084. struct fimc_source_info *si = v4l2_get_subdev_hostdata(sd);
  1085. struct fimc_md *fmd = entity_to_fimc_mdev(&sd->entity);
  1086. return __fimc_md_set_camclk(fmd, si, on);
  1087. }
  1088. static int __fimc_md_modify_pipeline(struct media_entity *entity, bool enable)
  1089. {
  1090. struct exynos_video_entity *ve;
  1091. struct fimc_pipeline *p;
  1092. struct video_device *vdev;
  1093. int ret;
  1094. vdev = media_entity_to_video_device(entity);
  1095. if (vdev->entity.use_count == 0)
  1096. return 0;
  1097. ve = vdev_to_exynos_video_entity(vdev);
  1098. p = to_fimc_pipeline(ve->pipe);
  1099. /*
  1100. * Nothing to do if we are disabling the pipeline, some link
  1101. * has been disconnected and p->subdevs array is cleared now.
  1102. */
  1103. if (!enable && p->subdevs[IDX_SENSOR] == NULL)
  1104. return 0;
  1105. if (enable)
  1106. ret = __fimc_pipeline_open(ve->pipe, entity, true);
  1107. else
  1108. ret = __fimc_pipeline_close(ve->pipe);
  1109. if (ret == 0 && !enable)
  1110. memset(p->subdevs, 0, sizeof(p->subdevs));
  1111. return ret;
  1112. }
  1113. /* Locking: called with entity->parent->graph_mutex mutex held. */
  1114. static int __fimc_md_modify_pipelines(struct media_entity *entity, bool enable)
  1115. {
  1116. struct media_entity *entity_err = entity;
  1117. struct media_entity_graph graph;
  1118. int ret;
  1119. /*
  1120. * Walk current graph and call the pipeline open/close routine for each
  1121. * opened video node that belongs to the graph of entities connected
  1122. * through active links. This is needed as we cannot power on/off the
  1123. * subdevs in random order.
  1124. */
  1125. media_entity_graph_walk_start(&graph, entity);
  1126. while ((entity = media_entity_graph_walk_next(&graph))) {
  1127. if (media_entity_type(entity) != MEDIA_ENT_T_DEVNODE)
  1128. continue;
  1129. ret = __fimc_md_modify_pipeline(entity, enable);
  1130. if (ret < 0)
  1131. goto err;
  1132. }
  1133. return 0;
  1134. err:
  1135. media_entity_graph_walk_start(&graph, entity_err);
  1136. while ((entity_err = media_entity_graph_walk_next(&graph))) {
  1137. if (media_entity_type(entity_err) != MEDIA_ENT_T_DEVNODE)
  1138. continue;
  1139. __fimc_md_modify_pipeline(entity_err, !enable);
  1140. if (entity_err == entity)
  1141. break;
  1142. }
  1143. return ret;
  1144. }
  1145. static int fimc_md_link_notify(struct media_link *link, unsigned int flags,
  1146. unsigned int notification)
  1147. {
  1148. struct media_entity *sink = link->sink->entity;
  1149. int ret = 0;
  1150. /* Before link disconnection */
  1151. if (notification == MEDIA_DEV_NOTIFY_PRE_LINK_CH) {
  1152. if (!(flags & MEDIA_LNK_FL_ENABLED))
  1153. ret = __fimc_md_modify_pipelines(sink, false);
  1154. else
  1155. ; /* TODO: Link state change validation */
  1156. /* After link activation */
  1157. } else if (notification == MEDIA_DEV_NOTIFY_POST_LINK_CH &&
  1158. (link->flags & MEDIA_LNK_FL_ENABLED)) {
  1159. ret = __fimc_md_modify_pipelines(sink, true);
  1160. }
  1161. return ret ? -EPIPE : 0;
  1162. }
  1163. static ssize_t fimc_md_sysfs_show(struct device *dev,
  1164. struct device_attribute *attr, char *buf)
  1165. {
  1166. struct platform_device *pdev = to_platform_device(dev);
  1167. struct fimc_md *fmd = platform_get_drvdata(pdev);
  1168. if (fmd->user_subdev_api)
  1169. return strlcpy(buf, "Sub-device API (sub-dev)\n", PAGE_SIZE);
  1170. return strlcpy(buf, "V4L2 video node only API (vid-dev)\n", PAGE_SIZE);
  1171. }
  1172. static ssize_t fimc_md_sysfs_store(struct device *dev,
  1173. struct device_attribute *attr,
  1174. const char *buf, size_t count)
  1175. {
  1176. struct platform_device *pdev = to_platform_device(dev);
  1177. struct fimc_md *fmd = platform_get_drvdata(pdev);
  1178. bool subdev_api;
  1179. int i;
  1180. if (!strcmp(buf, "vid-dev\n"))
  1181. subdev_api = false;
  1182. else if (!strcmp(buf, "sub-dev\n"))
  1183. subdev_api = true;
  1184. else
  1185. return count;
  1186. fmd->user_subdev_api = subdev_api;
  1187. for (i = 0; i < FIMC_MAX_DEVS; i++)
  1188. if (fmd->fimc[i])
  1189. fmd->fimc[i]->vid_cap.user_subdev_api = subdev_api;
  1190. return count;
  1191. }
  1192. /*
  1193. * This device attribute is to select video pipeline configuration method.
  1194. * There are following valid values:
  1195. * vid-dev - for V4L2 video node API only, subdevice will be configured
  1196. * by the host driver.
  1197. * sub-dev - for media controller API, subdevs must be configured in user
  1198. * space before starting streaming.
  1199. */
  1200. static DEVICE_ATTR(subdev_conf_mode, S_IWUSR | S_IRUGO,
  1201. fimc_md_sysfs_show, fimc_md_sysfs_store);
  1202. static int fimc_md_get_pinctrl(struct fimc_md *fmd)
  1203. {
  1204. struct device *dev = &fmd->pdev->dev;
  1205. struct fimc_pinctrl *pctl = &fmd->pinctl;
  1206. pctl->pinctrl = devm_pinctrl_get(dev);
  1207. if (IS_ERR(pctl->pinctrl))
  1208. return PTR_ERR(pctl->pinctrl);
  1209. pctl->state_default = pinctrl_lookup_state(pctl->pinctrl,
  1210. PINCTRL_STATE_DEFAULT);
  1211. if (IS_ERR(pctl->state_default))
  1212. return PTR_ERR(pctl->state_default);
  1213. pctl->state_idle = pinctrl_lookup_state(pctl->pinctrl,
  1214. PINCTRL_STATE_IDLE);
  1215. return 0;
  1216. }
  1217. static int fimc_md_probe(struct platform_device *pdev)
  1218. {
  1219. struct device *dev = &pdev->dev;
  1220. struct v4l2_device *v4l2_dev;
  1221. struct fimc_md *fmd;
  1222. int ret;
  1223. fmd = devm_kzalloc(dev, sizeof(*fmd), GFP_KERNEL);
  1224. if (!fmd)
  1225. return -ENOMEM;
  1226. spin_lock_init(&fmd->slock);
  1227. fmd->pdev = pdev;
  1228. INIT_LIST_HEAD(&fmd->pipelines);
  1229. strlcpy(fmd->media_dev.model, "SAMSUNG S5P FIMC",
  1230. sizeof(fmd->media_dev.model));
  1231. fmd->media_dev.link_notify = fimc_md_link_notify;
  1232. fmd->media_dev.dev = dev;
  1233. v4l2_dev = &fmd->v4l2_dev;
  1234. v4l2_dev->mdev = &fmd->media_dev;
  1235. v4l2_dev->notify = fimc_sensor_notify;
  1236. strlcpy(v4l2_dev->name, "s5p-fimc-md", sizeof(v4l2_dev->name));
  1237. fmd->use_isp = fimc_md_is_isp_available(dev->of_node);
  1238. ret = v4l2_device_register(dev, &fmd->v4l2_dev);
  1239. if (ret < 0) {
  1240. v4l2_err(v4l2_dev, "Failed to register v4l2_device: %d\n", ret);
  1241. return ret;
  1242. }
  1243. ret = media_device_register(&fmd->media_dev);
  1244. if (ret < 0) {
  1245. v4l2_err(v4l2_dev, "Failed to register media device: %d\n", ret);
  1246. goto err_md;
  1247. }
  1248. ret = fimc_md_get_clocks(fmd);
  1249. if (ret)
  1250. goto err_clk;
  1251. fmd->user_subdev_api = (dev->of_node != NULL);
  1252. /* Protect the media graph while we're registering entities */
  1253. mutex_lock(&fmd->media_dev.graph_mutex);
  1254. ret = fimc_md_get_pinctrl(fmd);
  1255. if (ret < 0) {
  1256. if (ret != EPROBE_DEFER)
  1257. dev_err(dev, "Failed to get pinctrl: %d\n", ret);
  1258. goto err_unlock;
  1259. }
  1260. if (dev->of_node)
  1261. ret = fimc_md_register_of_platform_entities(fmd, dev->of_node);
  1262. else
  1263. ret = bus_for_each_dev(&platform_bus_type, NULL, fmd,
  1264. fimc_md_pdev_match);
  1265. if (ret)
  1266. goto err_unlock;
  1267. if (dev->platform_data || dev->of_node) {
  1268. ret = fimc_md_register_sensor_entities(fmd);
  1269. if (ret)
  1270. goto err_unlock;
  1271. }
  1272. ret = fimc_md_create_links(fmd);
  1273. if (ret)
  1274. goto err_unlock;
  1275. ret = v4l2_device_register_subdev_nodes(&fmd->v4l2_dev);
  1276. if (ret)
  1277. goto err_unlock;
  1278. ret = device_create_file(&pdev->dev, &dev_attr_subdev_conf_mode);
  1279. if (ret)
  1280. goto err_unlock;
  1281. platform_set_drvdata(pdev, fmd);
  1282. mutex_unlock(&fmd->media_dev.graph_mutex);
  1283. return 0;
  1284. err_unlock:
  1285. mutex_unlock(&fmd->media_dev.graph_mutex);
  1286. err_clk:
  1287. media_device_unregister(&fmd->media_dev);
  1288. fimc_md_put_clocks(fmd);
  1289. fimc_md_unregister_entities(fmd);
  1290. err_md:
  1291. v4l2_device_unregister(&fmd->v4l2_dev);
  1292. return ret;
  1293. }
  1294. static int fimc_md_remove(struct platform_device *pdev)
  1295. {
  1296. struct fimc_md *fmd = platform_get_drvdata(pdev);
  1297. if (!fmd)
  1298. return 0;
  1299. device_remove_file(&pdev->dev, &dev_attr_subdev_conf_mode);
  1300. fimc_md_unregister_entities(fmd);
  1301. fimc_md_pipelines_free(fmd);
  1302. media_device_unregister(&fmd->media_dev);
  1303. fimc_md_put_clocks(fmd);
  1304. return 0;
  1305. }
  1306. static struct platform_device_id fimc_driver_ids[] __always_unused = {
  1307. { .name = "s5p-fimc-md" },
  1308. { },
  1309. };
  1310. MODULE_DEVICE_TABLE(platform, fimc_driver_ids);
  1311. static const struct of_device_id fimc_md_of_match[] = {
  1312. { .compatible = "samsung,fimc" },
  1313. { },
  1314. };
  1315. MODULE_DEVICE_TABLE(of, fimc_md_of_match);
  1316. static struct platform_driver fimc_md_driver = {
  1317. .probe = fimc_md_probe,
  1318. .remove = fimc_md_remove,
  1319. .driver = {
  1320. .of_match_table = of_match_ptr(fimc_md_of_match),
  1321. .name = "s5p-fimc-md",
  1322. .owner = THIS_MODULE,
  1323. }
  1324. };
  1325. static int __init fimc_md_init(void)
  1326. {
  1327. int ret;
  1328. request_module("s5p-csis");
  1329. ret = fimc_register_driver();
  1330. if (ret)
  1331. return ret;
  1332. return platform_driver_register(&fimc_md_driver);
  1333. }
  1334. static void __exit fimc_md_exit(void)
  1335. {
  1336. platform_driver_unregister(&fimc_md_driver);
  1337. fimc_unregister_driver();
  1338. }
  1339. module_init(fimc_md_init);
  1340. module_exit(fimc_md_exit);
  1341. MODULE_AUTHOR("Sylwester Nawrocki <s.nawrocki@samsung.com>");
  1342. MODULE_DESCRIPTION("S5P FIMC camera host interface/video postprocessor driver");
  1343. MODULE_LICENSE("GPL");
  1344. MODULE_VERSION("2.0.1");