intel-gtt.h 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. /* Common header for intel-gtt.ko and i915.ko */
  2. #ifndef _DRM_INTEL_GTT_H
  3. #define _DRM_INTEL_GTT_H
  4. struct intel_gtt {
  5. /* Size of memory reserved for graphics by the BIOS */
  6. unsigned int stolen_size;
  7. /* Total number of gtt entries. */
  8. unsigned int gtt_total_entries;
  9. /* Part of the gtt that is mappable by the cpu, for those chips where
  10. * this is not the full gtt. */
  11. unsigned int gtt_mappable_entries;
  12. /* Whether i915 needs to use the dmar apis or not. */
  13. unsigned int needs_dmar : 1;
  14. /* Whether we idle the gpu before mapping/unmapping */
  15. unsigned int do_idle_maps : 1;
  16. /* Share the scratch page dma with ppgtts. */
  17. dma_addr_t scratch_page_dma;
  18. struct page *scratch_page;
  19. /* for ppgtt PDE access */
  20. u32 __iomem *gtt;
  21. /* needed for ioremap in drm/i915 */
  22. phys_addr_t gma_bus_addr;
  23. } *intel_gtt_get(void);
  24. int intel_gmch_probe(struct pci_dev *bridge_pdev, struct pci_dev *gpu_pdev,
  25. struct agp_bridge_data *bridge);
  26. void intel_gmch_remove(void);
  27. bool intel_enable_gtt(void);
  28. void intel_gtt_chipset_flush(void);
  29. void intel_gtt_insert_sg_entries(struct sg_table *st,
  30. unsigned int pg_start,
  31. unsigned int flags);
  32. void intel_gtt_clear_range(unsigned int first_entry, unsigned int num_entries);
  33. /* Special gtt memory types */
  34. #define AGP_DCACHE_MEMORY 1
  35. #define AGP_PHYS_MEMORY 2
  36. /* flag for GFDT type */
  37. #define AGP_USER_CACHED_MEMORY_GFDT (1 << 3)
  38. #ifdef CONFIG_INTEL_IOMMU
  39. extern int intel_iommu_gfx_mapped;
  40. #endif
  41. #endif