adv7343.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476
  1. /*
  2. * adv7343 - ADV7343 Video Encoder Driver
  3. *
  4. * The encoder hardware does not support SECAM.
  5. *
  6. * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation version 2.
  11. *
  12. * This program is distributed .as is. WITHOUT ANY WARRANTY of any
  13. * kind, whether express or implied; without even the implied warranty
  14. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. */
  17. #include <linux/kernel.h>
  18. #include <linux/init.h>
  19. #include <linux/ctype.h>
  20. #include <linux/slab.h>
  21. #include <linux/i2c.h>
  22. #include <linux/device.h>
  23. #include <linux/delay.h>
  24. #include <linux/module.h>
  25. #include <linux/videodev2.h>
  26. #include <linux/uaccess.h>
  27. #include <media/adv7343.h>
  28. #include <media/v4l2-device.h>
  29. #include <media/v4l2-chip-ident.h>
  30. #include <media/v4l2-ctrls.h>
  31. #include "adv7343_regs.h"
  32. MODULE_DESCRIPTION("ADV7343 video encoder driver");
  33. MODULE_LICENSE("GPL");
  34. static int debug;
  35. module_param(debug, int, 0644);
  36. MODULE_PARM_DESC(debug, "Debug level 0-1");
  37. struct adv7343_state {
  38. struct v4l2_subdev sd;
  39. struct v4l2_ctrl_handler hdl;
  40. u8 reg00;
  41. u8 reg01;
  42. u8 reg02;
  43. u8 reg35;
  44. u8 reg80;
  45. u8 reg82;
  46. u32 output;
  47. v4l2_std_id std;
  48. };
  49. static inline struct adv7343_state *to_state(struct v4l2_subdev *sd)
  50. {
  51. return container_of(sd, struct adv7343_state, sd);
  52. }
  53. static inline struct v4l2_subdev *to_sd(struct v4l2_ctrl *ctrl)
  54. {
  55. return &container_of(ctrl->handler, struct adv7343_state, hdl)->sd;
  56. }
  57. static inline int adv7343_write(struct v4l2_subdev *sd, u8 reg, u8 value)
  58. {
  59. struct i2c_client *client = v4l2_get_subdevdata(sd);
  60. return i2c_smbus_write_byte_data(client, reg, value);
  61. }
  62. static const u8 adv7343_init_reg_val[] = {
  63. ADV7343_SOFT_RESET, ADV7343_SOFT_RESET_DEFAULT,
  64. ADV7343_POWER_MODE_REG, ADV7343_POWER_MODE_REG_DEFAULT,
  65. ADV7343_HD_MODE_REG1, ADV7343_HD_MODE_REG1_DEFAULT,
  66. ADV7343_HD_MODE_REG2, ADV7343_HD_MODE_REG2_DEFAULT,
  67. ADV7343_HD_MODE_REG3, ADV7343_HD_MODE_REG3_DEFAULT,
  68. ADV7343_HD_MODE_REG4, ADV7343_HD_MODE_REG4_DEFAULT,
  69. ADV7343_HD_MODE_REG5, ADV7343_HD_MODE_REG5_DEFAULT,
  70. ADV7343_HD_MODE_REG6, ADV7343_HD_MODE_REG6_DEFAULT,
  71. ADV7343_HD_MODE_REG7, ADV7343_HD_MODE_REG7_DEFAULT,
  72. ADV7343_SD_MODE_REG1, ADV7343_SD_MODE_REG1_DEFAULT,
  73. ADV7343_SD_MODE_REG2, ADV7343_SD_MODE_REG2_DEFAULT,
  74. ADV7343_SD_MODE_REG3, ADV7343_SD_MODE_REG3_DEFAULT,
  75. ADV7343_SD_MODE_REG4, ADV7343_SD_MODE_REG4_DEFAULT,
  76. ADV7343_SD_MODE_REG5, ADV7343_SD_MODE_REG5_DEFAULT,
  77. ADV7343_SD_MODE_REG6, ADV7343_SD_MODE_REG6_DEFAULT,
  78. ADV7343_SD_MODE_REG7, ADV7343_SD_MODE_REG7_DEFAULT,
  79. ADV7343_SD_MODE_REG8, ADV7343_SD_MODE_REG8_DEFAULT,
  80. ADV7343_SD_HUE_REG, ADV7343_SD_HUE_REG_DEFAULT,
  81. ADV7343_SD_CGMS_WSS0, ADV7343_SD_CGMS_WSS0_DEFAULT,
  82. ADV7343_SD_BRIGHTNESS_WSS, ADV7343_SD_BRIGHTNESS_WSS_DEFAULT,
  83. };
  84. /*
  85. * 2^32
  86. * FSC(reg) = FSC (HZ) * --------
  87. * 27000000
  88. */
  89. static const struct adv7343_std_info stdinfo[] = {
  90. {
  91. /* FSC(Hz) = 3,579,545.45 Hz */
  92. SD_STD_NTSC, 569408542, V4L2_STD_NTSC,
  93. }, {
  94. /* FSC(Hz) = 3,575,611.00 Hz */
  95. SD_STD_PAL_M, 568782678, V4L2_STD_PAL_M,
  96. }, {
  97. /* FSC(Hz) = 3,582,056.00 */
  98. SD_STD_PAL_N, 569807903, V4L2_STD_PAL_Nc,
  99. }, {
  100. /* FSC(Hz) = 4,433,618.75 Hz */
  101. SD_STD_PAL_N, 705268427, V4L2_STD_PAL_N,
  102. }, {
  103. /* FSC(Hz) = 4,433,618.75 Hz */
  104. SD_STD_PAL_BDGHI, 705268427, V4L2_STD_PAL,
  105. }, {
  106. /* FSC(Hz) = 4,433,618.75 Hz */
  107. SD_STD_NTSC, 705268427, V4L2_STD_NTSC_443,
  108. }, {
  109. /* FSC(Hz) = 4,433,618.75 Hz */
  110. SD_STD_PAL_M, 705268427, V4L2_STD_PAL_60,
  111. },
  112. };
  113. static int adv7343_setstd(struct v4l2_subdev *sd, v4l2_std_id std)
  114. {
  115. struct adv7343_state *state = to_state(sd);
  116. struct adv7343_std_info *std_info;
  117. int num_std;
  118. char *fsc_ptr;
  119. u8 reg, val;
  120. int err = 0;
  121. int i = 0;
  122. std_info = (struct adv7343_std_info *)stdinfo;
  123. num_std = ARRAY_SIZE(stdinfo);
  124. for (i = 0; i < num_std; i++) {
  125. if (std_info[i].stdid & std)
  126. break;
  127. }
  128. if (i == num_std) {
  129. v4l2_dbg(1, debug, sd,
  130. "Invalid std or std is not supported: %llx\n",
  131. (unsigned long long)std);
  132. return -EINVAL;
  133. }
  134. /* Set the standard */
  135. val = state->reg80 & (~(SD_STD_MASK));
  136. val |= std_info[i].standard_val3;
  137. err = adv7343_write(sd, ADV7343_SD_MODE_REG1, val);
  138. if (err < 0)
  139. goto setstd_exit;
  140. state->reg80 = val;
  141. /* Configure the input mode register */
  142. val = state->reg01 & (~((u8) INPUT_MODE_MASK));
  143. val |= SD_INPUT_MODE;
  144. err = adv7343_write(sd, ADV7343_MODE_SELECT_REG, val);
  145. if (err < 0)
  146. goto setstd_exit;
  147. state->reg01 = val;
  148. /* Program the sub carrier frequency registers */
  149. fsc_ptr = (unsigned char *)&std_info[i].fsc_val;
  150. reg = ADV7343_FSC_REG0;
  151. for (i = 0; i < 4; i++, reg++, fsc_ptr++) {
  152. err = adv7343_write(sd, reg, *fsc_ptr);
  153. if (err < 0)
  154. goto setstd_exit;
  155. }
  156. val = state->reg80;
  157. /* Filter settings */
  158. if (std & (V4L2_STD_NTSC | V4L2_STD_NTSC_443))
  159. val &= 0x03;
  160. else if (std & ~V4L2_STD_SECAM)
  161. val |= 0x04;
  162. err = adv7343_write(sd, ADV7343_SD_MODE_REG1, val);
  163. if (err < 0)
  164. goto setstd_exit;
  165. state->reg80 = val;
  166. setstd_exit:
  167. if (err != 0)
  168. v4l2_err(sd, "Error setting std, write failed\n");
  169. return err;
  170. }
  171. static int adv7343_setoutput(struct v4l2_subdev *sd, u32 output_type)
  172. {
  173. struct adv7343_state *state = to_state(sd);
  174. unsigned char val;
  175. int err = 0;
  176. if (output_type > ADV7343_SVIDEO_ID) {
  177. v4l2_dbg(1, debug, sd,
  178. "Invalid output type or output type not supported:%d\n",
  179. output_type);
  180. return -EINVAL;
  181. }
  182. /* Enable Appropriate DAC */
  183. val = state->reg00 & 0x03;
  184. if (output_type == ADV7343_COMPOSITE_ID)
  185. val |= ADV7343_COMPOSITE_POWER_VALUE;
  186. else if (output_type == ADV7343_COMPONENT_ID)
  187. val |= ADV7343_COMPONENT_POWER_VALUE;
  188. else
  189. val |= ADV7343_SVIDEO_POWER_VALUE;
  190. err = adv7343_write(sd, ADV7343_POWER_MODE_REG, val);
  191. if (err < 0)
  192. goto setoutput_exit;
  193. state->reg00 = val;
  194. /* Enable YUV output */
  195. val = state->reg02 | YUV_OUTPUT_SELECT;
  196. err = adv7343_write(sd, ADV7343_MODE_REG0, val);
  197. if (err < 0)
  198. goto setoutput_exit;
  199. state->reg02 = val;
  200. /* configure SD DAC Output 2 and SD DAC Output 1 bit to zero */
  201. val = state->reg82 & (SD_DAC_1_DI & SD_DAC_2_DI);
  202. err = adv7343_write(sd, ADV7343_SD_MODE_REG2, val);
  203. if (err < 0)
  204. goto setoutput_exit;
  205. state->reg82 = val;
  206. /* configure ED/HD Color DAC Swap and ED/HD RGB Input Enable bit to
  207. * zero */
  208. val = state->reg35 & (HD_RGB_INPUT_DI & HD_DAC_SWAP_DI);
  209. err = adv7343_write(sd, ADV7343_HD_MODE_REG6, val);
  210. if (err < 0)
  211. goto setoutput_exit;
  212. state->reg35 = val;
  213. setoutput_exit:
  214. if (err != 0)
  215. v4l2_err(sd, "Error setting output, write failed\n");
  216. return err;
  217. }
  218. static int adv7343_log_status(struct v4l2_subdev *sd)
  219. {
  220. struct adv7343_state *state = to_state(sd);
  221. v4l2_info(sd, "Standard: %llx\n", (unsigned long long)state->std);
  222. v4l2_info(sd, "Output: %s\n", (state->output == 0) ? "Composite" :
  223. ((state->output == 1) ? "Component" : "S-Video"));
  224. return 0;
  225. }
  226. static int adv7343_s_ctrl(struct v4l2_ctrl *ctrl)
  227. {
  228. struct v4l2_subdev *sd = to_sd(ctrl);
  229. switch (ctrl->id) {
  230. case V4L2_CID_BRIGHTNESS:
  231. return adv7343_write(sd, ADV7343_SD_BRIGHTNESS_WSS,
  232. ctrl->val);
  233. case V4L2_CID_HUE:
  234. return adv7343_write(sd, ADV7343_SD_HUE_REG, ctrl->val);
  235. case V4L2_CID_GAIN:
  236. return adv7343_write(sd, ADV7343_DAC2_OUTPUT_LEVEL, ctrl->val);
  237. }
  238. return -EINVAL;
  239. }
  240. static int adv7343_g_chip_ident(struct v4l2_subdev *sd,
  241. struct v4l2_dbg_chip_ident *chip)
  242. {
  243. struct i2c_client *client = v4l2_get_subdevdata(sd);
  244. return v4l2_chip_ident_i2c_client(client, chip, V4L2_IDENT_ADV7343, 0);
  245. }
  246. static const struct v4l2_ctrl_ops adv7343_ctrl_ops = {
  247. .s_ctrl = adv7343_s_ctrl,
  248. };
  249. static const struct v4l2_subdev_core_ops adv7343_core_ops = {
  250. .log_status = adv7343_log_status,
  251. .g_chip_ident = adv7343_g_chip_ident,
  252. .g_ext_ctrls = v4l2_subdev_g_ext_ctrls,
  253. .try_ext_ctrls = v4l2_subdev_try_ext_ctrls,
  254. .s_ext_ctrls = v4l2_subdev_s_ext_ctrls,
  255. .g_ctrl = v4l2_subdev_g_ctrl,
  256. .s_ctrl = v4l2_subdev_s_ctrl,
  257. .queryctrl = v4l2_subdev_queryctrl,
  258. .querymenu = v4l2_subdev_querymenu,
  259. };
  260. static int adv7343_s_std_output(struct v4l2_subdev *sd, v4l2_std_id std)
  261. {
  262. struct adv7343_state *state = to_state(sd);
  263. int err = 0;
  264. if (state->std == std)
  265. return 0;
  266. err = adv7343_setstd(sd, std);
  267. if (!err)
  268. state->std = std;
  269. return err;
  270. }
  271. static int adv7343_s_routing(struct v4l2_subdev *sd,
  272. u32 input, u32 output, u32 config)
  273. {
  274. struct adv7343_state *state = to_state(sd);
  275. int err = 0;
  276. if (state->output == output)
  277. return 0;
  278. err = adv7343_setoutput(sd, output);
  279. if (!err)
  280. state->output = output;
  281. return err;
  282. }
  283. static const struct v4l2_subdev_video_ops adv7343_video_ops = {
  284. .s_std_output = adv7343_s_std_output,
  285. .s_routing = adv7343_s_routing,
  286. };
  287. static const struct v4l2_subdev_ops adv7343_ops = {
  288. .core = &adv7343_core_ops,
  289. .video = &adv7343_video_ops,
  290. };
  291. static int adv7343_initialize(struct v4l2_subdev *sd)
  292. {
  293. struct adv7343_state *state = to_state(sd);
  294. int err = 0;
  295. int i;
  296. for (i = 0; i < ARRAY_SIZE(adv7343_init_reg_val); i += 2) {
  297. err = adv7343_write(sd, adv7343_init_reg_val[i],
  298. adv7343_init_reg_val[i+1]);
  299. if (err) {
  300. v4l2_err(sd, "Error initializing\n");
  301. return err;
  302. }
  303. }
  304. /* Configure for default video standard */
  305. err = adv7343_setoutput(sd, state->output);
  306. if (err < 0) {
  307. v4l2_err(sd, "Error setting output during init\n");
  308. return -EINVAL;
  309. }
  310. err = adv7343_setstd(sd, state->std);
  311. if (err < 0) {
  312. v4l2_err(sd, "Error setting std during init\n");
  313. return -EINVAL;
  314. }
  315. return err;
  316. }
  317. static int adv7343_probe(struct i2c_client *client,
  318. const struct i2c_device_id *id)
  319. {
  320. struct adv7343_state *state;
  321. int err;
  322. if (!i2c_check_functionality(client->adapter, I2C_FUNC_SMBUS_BYTE_DATA))
  323. return -ENODEV;
  324. v4l_info(client, "chip found @ 0x%x (%s)\n",
  325. client->addr << 1, client->adapter->name);
  326. state = kzalloc(sizeof(struct adv7343_state), GFP_KERNEL);
  327. if (state == NULL)
  328. return -ENOMEM;
  329. state->reg00 = 0x80;
  330. state->reg01 = 0x00;
  331. state->reg02 = 0x20;
  332. state->reg35 = 0x00;
  333. state->reg80 = ADV7343_SD_MODE_REG1_DEFAULT;
  334. state->reg82 = ADV7343_SD_MODE_REG2_DEFAULT;
  335. state->output = ADV7343_COMPOSITE_ID;
  336. state->std = V4L2_STD_NTSC;
  337. v4l2_i2c_subdev_init(&state->sd, client, &adv7343_ops);
  338. v4l2_ctrl_handler_init(&state->hdl, 2);
  339. v4l2_ctrl_new_std(&state->hdl, &adv7343_ctrl_ops,
  340. V4L2_CID_BRIGHTNESS, ADV7343_BRIGHTNESS_MIN,
  341. ADV7343_BRIGHTNESS_MAX, 1,
  342. ADV7343_BRIGHTNESS_DEF);
  343. v4l2_ctrl_new_std(&state->hdl, &adv7343_ctrl_ops,
  344. V4L2_CID_HUE, ADV7343_HUE_MIN,
  345. ADV7343_HUE_MAX, 1,
  346. ADV7343_HUE_DEF);
  347. v4l2_ctrl_new_std(&state->hdl, &adv7343_ctrl_ops,
  348. V4L2_CID_GAIN, ADV7343_GAIN_MIN,
  349. ADV7343_GAIN_MAX, 1,
  350. ADV7343_GAIN_DEF);
  351. state->sd.ctrl_handler = &state->hdl;
  352. if (state->hdl.error) {
  353. int err = state->hdl.error;
  354. v4l2_ctrl_handler_free(&state->hdl);
  355. kfree(state);
  356. return err;
  357. }
  358. v4l2_ctrl_handler_setup(&state->hdl);
  359. err = adv7343_initialize(&state->sd);
  360. if (err) {
  361. v4l2_ctrl_handler_free(&state->hdl);
  362. kfree(state);
  363. }
  364. return err;
  365. }
  366. static int adv7343_remove(struct i2c_client *client)
  367. {
  368. struct v4l2_subdev *sd = i2c_get_clientdata(client);
  369. struct adv7343_state *state = to_state(sd);
  370. v4l2_device_unregister_subdev(sd);
  371. v4l2_ctrl_handler_free(&state->hdl);
  372. kfree(state);
  373. return 0;
  374. }
  375. static const struct i2c_device_id adv7343_id[] = {
  376. {"adv7343", 0},
  377. {},
  378. };
  379. MODULE_DEVICE_TABLE(i2c, adv7343_id);
  380. static struct i2c_driver adv7343_driver = {
  381. .driver = {
  382. .owner = THIS_MODULE,
  383. .name = "adv7343",
  384. },
  385. .probe = adv7343_probe,
  386. .remove = adv7343_remove,
  387. .id_table = adv7343_id,
  388. };
  389. module_i2c_driver(adv7343_driver);