a3m071.dts 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144
  1. /*
  2. * a3m071 board Device Tree Source
  3. *
  4. * Copyright 2012 Stefan Roese <sr@denx.de>
  5. *
  6. * Copyright (C) 2011 DENX Software Engineering GmbH
  7. * Heiko Schocher <hs@denx.de>
  8. *
  9. * Copyright (C) 2007 Semihalf
  10. * Marian Balakowicz <m8@semihalf.com>
  11. *
  12. * This program is free software; you can redistribute it and/or modify it
  13. * under the terms of the GNU General Public License as published by the
  14. * Free Software Foundation; either version 2 of the License, or (at your
  15. * option) any later version.
  16. */
  17. /include/ "mpc5200b.dtsi"
  18. / {
  19. model = "anonymous,a3m071";
  20. compatible = "anonymous,a3m071";
  21. soc5200@f0000000 {
  22. #address-cells = <1>;
  23. #size-cells = <1>;
  24. compatible = "fsl,mpc5200b-immr";
  25. ranges = <0 0xf0000000 0x0000c000>;
  26. reg = <0xf0000000 0x00000100>;
  27. bus-frequency = <0>; /* From boot loader */
  28. system-frequency = <0>; /* From boot loader */
  29. timer@600 {
  30. fsl,has-wdt;
  31. };
  32. spi@f00 {
  33. status = "disabled";
  34. };
  35. usb: usb@1000 {
  36. status = "disabled";
  37. };
  38. psc@2000 {
  39. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  40. reg = <0x2000 0x100>;
  41. interrupts = <2 1 0>;
  42. };
  43. psc@2200 {
  44. status = "disabled";
  45. };
  46. psc@2400 {
  47. status = "disabled";
  48. };
  49. psc@2600 {
  50. status = "disabled";
  51. };
  52. psc@2800 {
  53. status = "disabled";
  54. };
  55. psc@2c00 { // PSC6
  56. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  57. reg = <0x2c00 0x100>;
  58. interrupts = <2 4 0>;
  59. };
  60. ethernet@3000 {
  61. phy-handle = <&phy0>;
  62. };
  63. mdio@3000 {
  64. phy0: ethernet-phy@3 {
  65. reg = <0x03>;
  66. };
  67. };
  68. ata@3a00 {
  69. status = "disabled";
  70. };
  71. i2c@3d00 {
  72. status = "disabled";
  73. };
  74. i2c@3d40 {
  75. status = "disabled";
  76. };
  77. };
  78. localbus {
  79. compatible = "fsl,mpc5200b-lpb","simple-bus";
  80. #address-cells = <2>;
  81. #size-cells = <1>;
  82. ranges = <0 0 0xfc000000 0x02000000
  83. 3 0 0xe9000000 0x00080000
  84. 5 0 0xe8000000 0x00010000>;
  85. flash@0,0 {
  86. #address-cells = <1>;
  87. #size-cells = <1>;
  88. reg = <0 0x0 0x02000000>;
  89. compatible = "cfi-flash";
  90. bank-width = <2>;
  91. partition@0x0 {
  92. label = "u-boot";
  93. reg = <0x00000000 0x00040000>;
  94. read-only;
  95. };
  96. partition@0x00040000 {
  97. label = "env";
  98. reg = <0x00040000 0x00020000>;
  99. };
  100. partition@0x00060000 {
  101. label = "dtb";
  102. reg = <0x00060000 0x00020000>;
  103. };
  104. partition@0x00080000 {
  105. label = "kernel";
  106. reg = <0x00080000 0x00500000>;
  107. };
  108. partition@0x00580000 {
  109. label = "root";
  110. reg = <0x00580000 0x00A80000>;
  111. };
  112. };
  113. fpga@3,0 {
  114. compatible = "anonymous,a3m071-fpga";
  115. reg = <3 0x0 0x00080000
  116. 5 0x0 0x00010000>;
  117. interrupts = <0 0 3>; /* level low */
  118. };
  119. };
  120. pci@f0000d00 {
  121. status = "disabled";
  122. };
  123. };