 Ingo Molnar
|
b8cd9d056b
Merge branch 'x86/header-guards' into x86-v28-for-linus-phase1
|
16 years ago |
 Thomas Gleixner
|
a8d6829044
x86: prevent C-states hang on AMD C1E enabled machines
|
16 years ago |
 H. Peter Anvin
|
b6734c35af
x86: add NOPL as a synthetic CPU feature bit
|
16 years ago |
 Austin Zhang
|
2a61812af2
x86: add X86_FEATURE_XMM4_2 definitions
|
16 years ago |
 Vegard Nossum
|
77ef50a522
x86: consolidate header guards
|
17 years ago |
 Maciej W. Rozycki
|
593f4a788e
x86: APIC: remove apic_write_around(); use alternatives
|
17 years ago |
 Jeremy Fitzhardinge
|
8d28aab59f
x86_64: add pseudo-features for 32-bit compat syscall
|
17 years ago |
|
Ingo Molnar
|
58cf35228f
Merge branches 'x86/mmio', 'x86/delay', 'x86/idle', 'x86/oprofile', 'x86/debug', 'x86/ptrace' and 'x86/amd-iommu' into x86/devel
|
17 years ago |
 Robert Richter
|
b664d6bbee
x86: add X86_FEATURE_IBS cpu feature
|
17 years ago |
 Andrew Morton
|
23eb271b91
x86: setup_force_cpu_cap(): don't do clear_bit(non-unsigned-long)
|
17 years ago |
 venkatesh.pallipadi@intel.com
|
2e5d9c857d
x86: PAT infrastructure patch
|
17 years ago |
 stephane eranian
|
86975101e4
x86: add cpu_has_arch_perfmon
|
17 years ago |
|
Ingo Molnar
|
0f8d2b926d
x86: clean up cpu capabilities accesses
|
17 years ago |
 Andi Kleen
|
019c3e7c5e
x86: add feature macros for the gbpages cpuid bit
|
17 years ago |
|
H. Peter Anvin
|
fa1408e4df
x86: unify CPU feature string names
|
17 years ago |
|
Andi Kleen
|
404ee5b14b
x86: convert TSC disabling to generic cpuid disable bitmap
|
17 years ago |
|
Andi Kleen
|
7d851c8d3d
x86: add framework to disable CPUID bits on the command line
|
17 years ago |
 Kyle McMartin
|
e34cda04d4
x86: 64-bit, remove redundant cpu_has_ definitions
|
17 years ago |
|
Andi Kleen
|
68071a9665
x86: remove the now unused X86_FEATURE_SYNC_RDTSC
|
17 years ago |
|
Andi Kleen
|
707fa8ed92
x86: Implement support to synchronize RDTSC with LFENCE on Intel CPUs
|
17 years ago |
|
Andi Kleen
|
de4218634e
x86: implement support to synchronize RDTSC through MFENCE on AMD CPUs
|
17 years ago |
 Roland McGrath
|
863aec8602
x86: x86-64 wired cpu_has macros
|
17 years ago |
|
Jeremy Fitzhardinge
|
53756d3722
x86: add set/clear_cpu_cap operations
|
17 years ago |
|
Jeremy Fitzhardinge
|
5548fecdff
x86: clean up bitops-related warnings
|
17 years ago |
|
Thomas Gleixner
|
0b9c99b6f2
x86: cleanup tlbflush.h variants
|
17 years ago |
|
H. Peter Anvin
|
7b11fb5156
x86: unify asm/cpufeature.h
|
17 years ago |
|
Thomas Gleixner
|
96a388de5d
i386/x86_64: move headers to include/asm-x86
|
17 years ago |
