提交歷史

作者 SHA1 備註 提交日期
  Magnus Damm 0d4fdbb64f sh: rework mode pin code 16 年之前
  Magnus Damm 43909a9380 sh: hook up shared div4 clock code to sh7785 16 年之前
  Magnus Damm e89d53e605 sh: hook up shared mstp32 clock code to sh7785 16 年之前
  Magnus Damm 1823f6d5e6 sh: sh7785 pll configuration from mode pin 16 年之前
  Magnus Damm df109e630f sh: use shared frequency tables on sh7785 16 年之前
  Magnus Damm c9904dd159 sh: add pll_clk to sh7785 16 年之前
  Paul Mundt 549b5e358d sh: clkfwk: Add MSTP bits to SH7785 clock framework. 16 年之前
  Paul Mundt cc96eace48 sh: clkfwk: rate table construction and rounding for SH7785. 16 年之前
  Paul Mundt a77b5ac0ea sh: clkfwk: Update SH7785 for refactored clock framework. 16 年之前
  Paul Mundt 253b0887b3 sh: clkfwk: Rework legacy CPG clock handling. 16 年之前
  Paul Mundt 9fe5ee0efb sh: clkfwk: Use arch_clk_init() for on-chip clock registration. 16 年之前
  Paul Mundt f5c84cf508 sh: clkfwk: Tidy up on-chip clock registration and rate propagation. 16 年之前
  Paul Mundt 4ff29ff8e8 sh: clkfwk: Consolidate the ALWAYS_ENABLED / NEEDS_INIT mess. 16 年之前
  Paul Mundt b68d820143 sh: clkfwk: Make recalc return an unsigned long. 16 年之前
  Yoshihiro Shimoda 65b83427c6 sh: fix sh7785 master clock value 17 年之前
  Paul Mundt 32351a28a7 sh: Add SH7785 Highlander board support (R7785RP). 18 年之前