 Linus Torvalds
|
225aa01173
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/anholt/drm-intel
|
15 years ago |
 Jesse Barnes
|
4a655f0431
drm/i915: add PANEL_UNLOCK_REGS definition
|
15 years ago |
 Keith Packard
|
45503ded96
drm/i915: Define MI_ARB_STATE bits
|
15 years ago |
 Andy Lutomirski
|
2d1c9752ea
drm/i915: Fix CRT hotplug regression in 2.6.35-rc1
|
15 years ago |
|
Jesse Barnes
|
1afe3e9d43
drm/i915: gen3 page flipping fixes
|
15 years ago |
 Zhenyu Wang
|
a1786bd270
drm/i915: Unmask interrupt for render engine on Sandybridge
|
15 years ago |
 Li Peng
|
9553426372
drm/i915: Add CxSR support on Pineview DDR3
|
15 years ago |
|
Zhenyu Wang
|
467b200da7
drm/i915: Fix HDMI mode select for Cougarpoint PCH
|
15 years ago |
|
Jesse Barnes
|
7648fa99eb
drm/i915: add power monitoring support
|
15 years ago |
 Adam Jackson
|
7a772c492f
drm/i915/gen4: Extra CRT hotplug paranoia
|
15 years ago |
 Zou Nan hai
|
d1b851fc0d
drm/i915: implement BSD ring buffer V2
|
15 years ago |
 Eric Anholt
|
34dc4d4423
Merge remote branch 'origin/master' into drm-intel-next
|
15 years ago |
|
Adam Jackson
|
0a31a44865
drm/i915: Use spatio-temporal dithering on PCH
|
15 years ago |
|
Jesse Barnes
|
e552eb7038
drm/i915: use PIPE_CONTROL instruction on Ironlake and Sandy Bridge
|
15 years ago |
 Daniel Vetter
|
c36a2a6de5
drm/i915: fix tiling limits for i915 class hw v2
|
15 years ago |
|
Zhenyu Wang
|
7f8a85698f
drm/i915: Add the support of memory self-refresh on Ironlake
|
15 years ago |
 Zhao Yakui
|
d4294342fd
drm/i915: Move Pineview CxSR and watermark code into update_wm hook.
|
15 years ago |
|
Zhao Yakui
|
461ed3caee
drm/i915: Add support of SDVO on Ibexpeak PCH
|
15 years ago |
|
Zhenyu Wang
|
8db9d77b1b
drm/i915: Support for Cougarpoint PCH display pipeline
|
15 years ago |
|
Eric Anholt
|
8956c8bba5
drm/i915: Set up the documented clock gating on Sandybridge and Ironlake.
|
15 years ago |
|
Eric Anholt
|
71cf39b117
drm/i915: Enable VS timer dispatch.
|
15 years ago |
 Priit Laes
|
4967790112
drm/i915: Rename FBC_C3_IDLE to FBC_CTL_C3_IDLE to match other registers
|
15 years ago |
|
Zhenyu Wang
|
14bc490bbd
drm/i915, agp/intel: Fix stolen memory size on Sandybridge
|
15 years ago |
|
Eric Anholt
|
f6e450a641
drm/i915: Fix sandybridge status page setup.
|
15 years ago |
|
Eric Anholt
|
4e901fdc26
drm/i915: Set up fence registers on sandybridge.
|
15 years ago |
 Chris Wilson
|
9df30794f6
drm/i915: Record batch buffer following GPU error
|
15 years ago |
 Matthew Garrett
|
b5b72e891a
drm/i915: Deobfuscate the render p-state obfuscation
|
15 years ago |
|
Jesse Barnes
|
f97108d1d0
drm/i915: add dynamic performance control support for Ironlake
|
15 years ago |
|
Li Peng
|
ee980b8003
drm/i915: enable memory self refresh on 9xx
|
15 years ago |
|
Jesse Barnes
|
ee25df2bc3
drm/i915: handle FBC and self-refresh better
|
15 years ago |
