 Ralf Baechle
|
9c5a3d729c
[MIPS] Handle aliases in vmalloc correctly.
|
17 years ago |
|
Ralf Baechle
|
234fcd1484
[MIPS] Fix loads of section missmatches
|
17 years ago |
|
Ralf Baechle
|
2eaa7ec286
[MIPS] Handle I-cache coherency in flush_cache_range()
|
17 years ago |
 Joe Perches
|
603e82edf7
arch/mips/: Spelling fixes
|
17 years ago |
 Manuel Lauss
|
237cfee1db
[MIPS] Alchemy: Au1210/Au1250 CPU support
|
17 years ago |
 Thomas Bogendoerfer
|
e9c33572a9
[MIPS] Use real cache invalidate
|
17 years ago |
|
Ralf Baechle
|
33202349ef
[MIPS] Remove useless S-cache flushes.
|
17 years ago |
|
Ralf Baechle
|
526af35e5d
[MIPS] Use pte_present instead of open coded test for _PAGE_PRESENT.
|
17 years ago |
|
Ralf Baechle
|
a754f70886
[MIPS] Sibyte: resurrect old cache hack.
|
17 years ago |
|
Ralf Baechle
|
a76ab5c10d
[MIPS] MT: Fix bug in multithreaded kernels.
|
17 years ago |
|
Ralf Baechle
|
64bfca5cd8
[MIPS] Cache: Provide more information on cache policy on bootup.
|
17 years ago |
|
Ralf Baechle
|
21a151d8ca
[MIPS] checkfiles: Fix "need space after that ','" errors.
|
17 years ago |
|
Ralf Baechle
|
10cc352907
[MIPS] Allow hardwiring of the CPU type to a single type for optimization.
|
17 years ago |
|
Ralf Baechle
|
db813fe5a7
[MIPS] Avoid indexed cacheops.
|
18 years ago |
|
Ralf Baechle
|
641e97f318
[MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.
|
17 years ago |
|
Ralf Baechle
|
e001e52801
[MIPS] Replace use of stext with _stext.
|
18 years ago |
 Fuxin Zhang
|
2a21c7300b
[MIPS] define Hit_Invalidate_I to Index_Invalidate_I for loongson2
|
18 years ago |
|
Ralf Baechle
|
617667ba72
[MIPS] Avoid dupliate D-cache flush on R400C / R4400 SC and MC variants.
|
18 years ago |
 Atsushi Nemoto
|
0550d9d13e
[MIPS] Remove redundant r4k_blast_icache() calls
|
19 years ago |
|
Atsushi Nemoto
|
c59a0f15be
[MIPS] Remove __flush_icache_page
|
19 years ago |
|
Ralf Baechle
|
a00f631018
[MIPS] c-r4k: Convert init functions from inline to __init.
|
19 years ago |
|
Atsushi Nemoto
|
f6502791d7
[MIPS] Do not use drop_mmu_context to flusing other task's VIPT I-cache.
|
19 years ago |
|
Ralf Baechle
|
585fa72493
[MIPS] Retire flush_icache_page from mm use.
|
19 years ago |
|
Ralf Baechle
|
df586d59a4
[MIPS] c-r4k: Typo fix.
|
19 years ago |
 Yoichi Yuasa
|
2874fe5533
[MIPS] vr41xx: Replace magic number for P4K bit with symbol.
|
19 years ago |
|
Yoichi Yuasa
|
1058ecda9b
[MIPS] vr41xx: Changed workaround to recommended method
|
19 years ago |
|
Yoichi Yuasa
|
4e8ab36182
[MIPS] VR41xx: Set VR41_CONF_BP only for PrId 0x0c80.
|
19 years ago |
|
Ralf Baechle
|
fc5d2d279f
[MIPS] Use the proper technical term for naming some of the cache macros.
|
19 years ago |
 Jörn Engel
|
6ab3d5624e
Remove obsolete #include <linux/config.h>
|
19 years ago |
|
Ralf Baechle
|
2e78ae3f48
[MIPS] 74K: Assume it will also have an AR bit in config7
|
19 years ago |
