Michael Neuling
|
b9eaee5a8a
powerpc: Add transactional memory to POWER8 cpu features
|
12 years ago |
Michael Neuling
|
6a6d541f33
powerpc: Add new CPU feature bit for transactional memory
|
12 years ago |
Ian Munsie
|
2468dcf641
powerpc: Add support for context switching the TAR register
|
12 years ago |
Michael Neuling
|
79879c17d4
powerpc: Add DAWR CPU feature bit definition
|
12 years ago |
Michael Neuling
|
1580b3b873
powerpc: Repack 64bit CPU features to remove holes
|
12 years ago |
Michael Neuling
|
cde4d494af
powerpc: Remove extra zeros from 32 bit CPU features definitions
|
12 years ago |
Haren Myneni
|
d261386852
powerpc: Enable PPR save/restore
|
12 years ago |
Ian Munsie
|
e5e84f0a66
powerpc: Hook up doorbells on server
|
12 years ago |
Michael Neuling
|
71e1849724
powerpc: POWER8 cputable entry
|
12 years ago |
David Howells
|
c3617f7203
UAPI: (Scripted) Disintegrate arch/powerpc/include/asm
|
12 years ago |
Michael Neuling
|
f0f0c9ac20
powerpc: Remove unnecessary ifdefs
|
13 years ago |
Scott Wood
|
9de6fe91af
KVM: PPC: add CPU_FTR_EMB_HV to CPU table
|
13 years ago |
Scott Wood
|
73196cd364
KVM: PPC: e500mc support
|
13 years ago |
Scott Wood
|
06aae86799
powerpc/e500: split CPU_FTRS_ALWAYS/CPU_FTRS_POSSIBLE
|
13 years ago |
Scott Wood
|
52b066fa4e
powerpc/booke: Set CPU_FTR_DEBUG_LVL_EXC on 32-bit
|
13 years ago |
Kumar Gala
|
10241842fb
powerpc: Add initial e6500 cpu support
|
13 years ago |
Anton Blanchard
|
a66086b819
powerpc: POWER7 optimised copy_to_user/copy_from_user using VMX
|
13 years ago |
Jimi Xenidis
|
fac26ad4f9
powerpc/book3e: Add ICSWX/ACOP support to Book3e cores like A2
|
13 years ago |
Paul Mackerras
|
969391c58a
powerpc, KVM: Split HVMODE_206 cpu feature bit into separate HV and architecture bits
|
14 years ago |
Kumar Gala
|
d36b4c4f3c
powerpc/fsl-booke64: Add support for Debug Level exception handler
|
14 years ago |
Paul Mackerras
|
48404f2e95
powerpc: Save Come-From Address Register (CFAR) in exception frame
|
14 years ago |
Tseng-Hui (Frank) Lin
|
851d2e2fe8
powerpc: Add Initiate Coprocessor Store Word (icswx) support
|
14 years ago |
Matt Evans
|
44ae3ab335
powerpc: Free up some CPU feature bits by moving out MMU-related features
|
14 years ago |
Benjamin Herrenschmidt
|
76b4eda866
powerpc: Add A2 cpu support
|
14 years ago |
Benjamin Herrenschmidt
|
24cc67de62
powerpc: Define CPU feature for Architected 2.06 HV mode
|
14 years ago |
Scott Wood
|
d51ad91535
powerpc/e500mc: Remove CPU_FTR_MAYBE_CAN_NAP/CPU_FTR_MAYBE_CAN_DOZE
|
15 years ago |
Kumar Gala
|
11ed0db9f6
powerpc/book3e: Fix CPU feature handling on 64-bit e5500
|
14 years ago |
Dave Kleikamp
|
c48d0dbaac
powerpc/476: define specific cpu table entry DD2 core
|
14 years ago |
Anton Blanchard
|
64ff312876
powerpc: Add support for popcnt instructions
|
15 years ago |
Anton Blanchard
|
f89451fbd2
powerpc: Feature nop out reservation clear when stcx checks address
|
15 years ago |