 Jean-Christop PLAGNIOL-VILLARD
|
6d803ba736
ARM: 6483/1: arm & sh: factorised duplicated clkdev.c
|
14 years ago |
 Magnus Damm
|
4a81fe625e
sh: switch sh7785 to clkdev
|
15 years ago |
|
Magnus Damm
|
914ebf0bbb
sh: get rid of div4 clock name
|
15 years ago |
|
Magnus Damm
|
956f7f442a
sh: sh7785 div4 clkdev lookup
|
15 years ago |
|
Magnus Damm
|
c77a9c3ede
sh: get rid of mstp32 clock name and id
|
15 years ago |
|
Magnus Damm
|
eb85dcaa3e
sh: sh7785 mstp32 clkdev lookup
|
15 years ago |
|
Magnus Damm
|
5b10a27e9f
sh: sh7785 mstp32 index rework
|
15 years ago |
 Paul Mundt
|
c55fbdd3f9
sh: sh7785 clkdev lookups.
|
15 years ago |
|
Paul Mundt
|
c7ed1ab3f7
serial: sh-sci: clkdev updates for MSTP gating.
|
15 years ago |
|
Magnus Damm
|
0a5f337ecd
sh: introduce struct clk_div4_table
|
15 years ago |
 Magnus Damm
|
0d4fdbb64f
sh: rework mode pin code
|
16 years ago |
|
Magnus Damm
|
43909a9380
sh: hook up shared div4 clock code to sh7785
|
16 years ago |
|
Magnus Damm
|
e89d53e605
sh: hook up shared mstp32 clock code to sh7785
|
16 years ago |
|
Magnus Damm
|
1823f6d5e6
sh: sh7785 pll configuration from mode pin
|
16 years ago |
|
Magnus Damm
|
df109e630f
sh: use shared frequency tables on sh7785
|
16 years ago |
|
Magnus Damm
|
c9904dd159
sh: add pll_clk to sh7785
|
16 years ago |
|
Paul Mundt
|
549b5e358d
sh: clkfwk: Add MSTP bits to SH7785 clock framework.
|
16 years ago |
|
Paul Mundt
|
cc96eace48
sh: clkfwk: rate table construction and rounding for SH7785.
|
16 years ago |
|
Paul Mundt
|
a77b5ac0ea
sh: clkfwk: Update SH7785 for refactored clock framework.
|
16 years ago |
|
Paul Mundt
|
253b0887b3
sh: clkfwk: Rework legacy CPG clock handling.
|
16 years ago |
|
Paul Mundt
|
9fe5ee0efb
sh: clkfwk: Use arch_clk_init() for on-chip clock registration.
|
16 years ago |
|
Paul Mundt
|
f5c84cf508
sh: clkfwk: Tidy up on-chip clock registration and rate propagation.
|
16 years ago |
|
Paul Mundt
|
4ff29ff8e8
sh: clkfwk: Consolidate the ALWAYS_ENABLED / NEEDS_INIT mess.
|
16 years ago |
|
Paul Mundt
|
b68d820143
sh: clkfwk: Make recalc return an unsigned long.
|
16 years ago |
 Yoshihiro Shimoda
|
65b83427c6
sh: fix sh7785 master clock value
|
17 years ago |
|
Paul Mundt
|
32351a28a7
sh: Add SH7785 Highlander board support (R7785RP).
|
18 years ago |
