 Ingo Molnar
|
932fed4e2e
Merge commit 'v2.6.39-rc7' into perf/core
|
14 years ago |
|
Ingo Molnar
|
57d524154f
Merge branch 'perf/stat' into perf/core
|
14 years ago |
 Peter Zijlstra
|
63b6a6758e
perf events, x86: Fix Intel Nehalem and Westmere last level cache event definitions
|
14 years ago |
 Lin Ming
|
e04d1b23f9
perf events, x86: Add SandyBridge stalled-cycles-frontend/backend events
|
14 years ago |
|
Ingo Molnar
|
301120396b
perf events, x86: Add Westmere stalled-cycles-frontend/backend events
|
14 years ago |
|
Ingo Molnar
|
91fc4cc000
perf, x86: Add new stalled cycles events for Intel and AMD CPUs
|
14 years ago |
|
Ingo Molnar
|
8f62242246
perf events: Add generic front-end and back-end stalled cycle event definitions
|
14 years ago |
|
Ingo Molnar
|
8a850cadca
perf event, x86: Use better stalled cycles metric
|
14 years ago |
 Don Zickus
|
2bce5daca2
perf, x86, nmi: Move LVT un-masking into irq handlers
|
14 years ago |
|
Ingo Molnar
|
5c543e3c44
perf events, x86: Mark constrant tables read mostly
|
14 years ago |
|
Ingo Molnar
|
94403f8863
perf events: Add stalled cycles generic event - PERF_COUNT_HW_STALLED_CYCLES
|
14 years ago |
|
Ingo Molnar
|
ec75a71634
perf events, x86: Work around the Nehalem AAJ80 erratum
|
14 years ago |
 Peter Zijlstra
|
18a073a3ac
perf, x86: Fix BTS condition
|
14 years ago |
|
Peter Zijlstra
|
f4929bd372
perf, x86: Update/fix Intel Nehalem cache events
|
14 years ago |
 Andi Kleen
|
b2508e828d
perf: Support Xeon E7's via the Westmere PMU driver
|
14 years ago |
|
Lin Ming
|
6909262429
perf: Avoid the percore allocations if the CPU is not HT capable
|
14 years ago |
|
Andi Kleen
|
e994d7d23a
perf: Fix LLC-* events on Intel Nehalem/Westmere
|
14 years ago |
|
Andi Kleen
|
a7e3ed1e47
perf: Add support for supplementary event registers
|
14 years ago |
 Stephane Eranian
|
17e3162972
perf_events: Update PEBS event constraints
|
14 years ago |
|
Ingo Molnar
|
888a8a3e9d
Merge branch 'perf/urgent' into perf/core
|
14 years ago |
|
Lin Ming
|
b06b3d4969
perf, x86: Add Intel SandyBridge CPU support
|
14 years ago |
 Robert Richter
|
41bf498949
perf, x86: Calculate perfctr msr addresses in helper functions
|
14 years ago |
 Linus Torvalds
|
72eb6a7914
Merge branch 'for-2.6.38' of git://git.kernel.org/pub/scm/linux/kernel/git/tj/percpu
|
14 years ago |
 Tejun Heo
|
0a3aee0da4
x86: Use this_cpu_ops to optimize code
|
14 years ago |
|
Peter Zijlstra
|
7639dae0ca
perf, x86: Provide a PEBS capable cycle event
|
14 years ago |
|
Stephane Eranian
|
b0b2072df3
perf_events: Fix BTS interrupt handling to avoid being dazed by NMI (v2)
|
15 years ago |
|
Peter Zijlstra
|
a4eaf7f146
perf: Rework the PMU methods
|
15 years ago |
|
Peter Zijlstra
|
de725dec9d
perf, x86: Fix handle_irq return values
|
15 years ago |
|
Don Zickus
|
2e556b5b32
perf, x86: Fix accidentally ack'ing a second event on intel perf counter
|
15 years ago |
 Zhang, Yanmin
|
351af0725e
perf, x86: Fix Intel-nhm PMU programming errata workaround
|
15 years ago |
