|
@@ -30,27 +30,15 @@
|
|
|
#define CHCR_TS_LOW_SHIFT 3
|
|
|
#define CHCR_TS_HIGH_MASK 0x00300000
|
|
|
#define CHCR_TS_HIGH_SHIFT (20 - 2) /* 2 bits for shifted low TS */
|
|
|
-#elif defined(CONFIG_CPU_SUBTYPE_SH7763) || \
|
|
|
- defined(CONFIG_CPU_SUBTYPE_SH7764)
|
|
|
-#define CHCR_TS_LOW_MASK 0x00000018
|
|
|
-#define CHCR_TS_LOW_SHIFT 3
|
|
|
-#define CHCR_TS_HIGH_MASK 0
|
|
|
-#define CHCR_TS_HIGH_SHIFT 0
|
|
|
-#elif defined(CONFIG_CPU_SUBTYPE_SH7757)
|
|
|
+#elif defined(CONFIG_CPU_SUBTYPE_SH7757) || \
|
|
|
+ defined(CONFIG_CPU_SUBTYPE_SH7763) || \
|
|
|
+ defined(CONFIG_CPU_SUBTYPE_SH7764) || \
|
|
|
+ defined(CONFIG_CPU_SUBTYPE_SH7780) || \
|
|
|
+ defined(CONFIG_CPU_SUBTYPE_SH7785)
|
|
|
#define CHCR_TS_LOW_MASK 0x00000018
|
|
|
#define CHCR_TS_LOW_SHIFT 3
|
|
|
#define CHCR_TS_HIGH_MASK 0x00100000
|
|
|
#define CHCR_TS_HIGH_SHIFT (20 - 2) /* 2 bits for shifted low TS */
|
|
|
-#elif defined(CONFIG_CPU_SUBTYPE_SH7780)
|
|
|
-#define CHCR_TS_LOW_MASK 0x00000018
|
|
|
-#define CHCR_TS_LOW_SHIFT 3
|
|
|
-#define CHCR_TS_HIGH_MASK 0
|
|
|
-#define CHCR_TS_HIGH_SHIFT 0
|
|
|
-#else /* SH7785 */
|
|
|
-#define CHCR_TS_LOW_MASK 0x00000018
|
|
|
-#define CHCR_TS_LOW_SHIFT 3
|
|
|
-#define CHCR_TS_HIGH_MASK 0
|
|
|
-#define CHCR_TS_HIGH_SHIFT 0
|
|
|
#endif
|
|
|
|
|
|
/* Transmit sizes and respective CHCR register values */
|