|
@@ -51,6 +51,11 @@
|
|
|
#define DW_MCI_DMA_THRESHOLD 16
|
|
|
|
|
|
#ifdef CONFIG_MMC_DW_IDMAC
|
|
|
+#define IDMAC_INT_CLR (SDMMC_IDMAC_INT_AI | SDMMC_IDMAC_INT_NI | \
|
|
|
+ SDMMC_IDMAC_INT_CES | SDMMC_IDMAC_INT_DU | \
|
|
|
+ SDMMC_IDMAC_INT_FBE | SDMMC_IDMAC_INT_RI | \
|
|
|
+ SDMMC_IDMAC_INT_TI)
|
|
|
+
|
|
|
struct idmac_desc {
|
|
|
u32 des0; /* Control Descriptor */
|
|
|
#define IDMAC_DES0_DIC BIT(1)
|
|
@@ -433,6 +438,7 @@ static int dw_mci_idmac_init(struct dw_mci *host)
|
|
|
mci_writel(host, BMOD, SDMMC_IDMAC_SWRESET);
|
|
|
|
|
|
/* Mask out interrupts - get Tx & Rx complete only */
|
|
|
+ mci_writel(host, IDSTS, IDMAC_INT_CLR);
|
|
|
mci_writel(host, IDINTEN, SDMMC_IDMAC_INT_NI | SDMMC_IDMAC_INT_RI |
|
|
|
SDMMC_IDMAC_INT_TI);
|
|
|
|