Browse Source

[ARM] build fixes for netX serial driver

Make the netX serial driver tristate (as the help text implied). Make the
serial driver build correctly if the netX serial console is disabled. Do not
allow the netX serial console if the netX serial driver is build as a module.

Signed-off-by: Paul Bolle <pebolle@tiscali.nl>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Paul Bolle 16 years ago
parent
commit
fb881f785f
2 changed files with 4 additions and 4 deletions
  1. 2 2
      drivers/serial/Kconfig
  2. 2 2
      drivers/serial/netx-serial.c

+ 2 - 2
drivers/serial/Kconfig

@@ -1276,7 +1276,7 @@ config SERIAL_SGI_IOC3
 	  say Y or M.  Otherwise, say N.
 	  say Y or M.  Otherwise, say N.
 
 
 config SERIAL_NETX
 config SERIAL_NETX
-	bool "NetX serial port support"
+	tristate "NetX serial port support"
 	depends on ARM && ARCH_NETX
 	depends on ARM && ARCH_NETX
 	select SERIAL_CORE
 	select SERIAL_CORE
 	help
 	help
@@ -1288,7 +1288,7 @@ config SERIAL_NETX
 
 
 config SERIAL_NETX_CONSOLE
 config SERIAL_NETX_CONSOLE
 	bool "Console on NetX serial port"
 	bool "Console on NetX serial port"
-	depends on SERIAL_NETX
+	depends on SERIAL_NETX=y
 	select SERIAL_CORE_CONSOLE
 	select SERIAL_CORE_CONSOLE
 	help
 	help
 	  If you have enabled the serial port on the Hilscher NetX SoC
 	  If you have enabled the serial port on the Hilscher NetX SoC

+ 2 - 2
drivers/serial/netx-serial.c

@@ -42,8 +42,6 @@
 #define SERIAL_NX_MAJOR	204
 #define SERIAL_NX_MAJOR	204
 #define MINOR_START	170
 #define MINOR_START	170
 
 
-#ifdef CONFIG_SERIAL_NETX_CONSOLE
-
 enum uart_regs {
 enum uart_regs {
 	UART_DR              = 0x00,
 	UART_DR              = 0x00,
 	UART_SR              = 0x04,
 	UART_SR              = 0x04,
@@ -528,6 +526,8 @@ static struct netx_port netx_ports[] = {
 	}
 	}
 };
 };
 
 
+#ifdef CONFIG_SERIAL_NETX_CONSOLE
+
 static void netx_console_putchar(struct uart_port *port, int ch)
 static void netx_console_putchar(struct uart_port *port, int ch)
 {
 {
 	while (readl(port->membase + UART_FR) & FR_BUSY);
 	while (readl(port->membase + UART_FR) & FR_BUSY);