|
@@ -101,6 +101,9 @@ static const dma_addr_t dma40_tx_map[DB8500_DMA_NR_DEV] = {
|
|
|
[DB8500_DMA_DEV41_SD_MM3_TX] = -1,
|
|
|
[DB8500_DMA_DEV42_SD_MM4_TX] = -1,
|
|
|
[DB8500_DMA_DEV43_SD_MM5_TX] = -1,
|
|
|
+ [DB8500_DMA_DEV14_MSP2_TX] = U8500_MSP2_BASE + MSP_TX_RX_REG_OFFSET,
|
|
|
+ [DB8500_DMA_DEV30_MSP1_TX] = U8500_MSP1_BASE + MSP_TX_RX_REG_OFFSET,
|
|
|
+ [DB8500_DMA_DEV31_MSP0_TX_SLIM0_CH0_TX] = U8500_MSP0_BASE + MSP_TX_RX_REG_OFFSET,
|
|
|
};
|
|
|
|
|
|
/* Mapping between source event lines and physical device address */
|
|
@@ -133,6 +136,9 @@ static const dma_addr_t dma40_rx_map[DB8500_DMA_NR_DEV] = {
|
|
|
[DB8500_DMA_DEV41_SD_MM3_RX] = -1,
|
|
|
[DB8500_DMA_DEV42_SD_MM4_RX] = -1,
|
|
|
[DB8500_DMA_DEV43_SD_MM5_RX] = -1,
|
|
|
+ [DB8500_DMA_DEV14_MSP2_RX] = U8500_MSP2_BASE + MSP_TX_RX_REG_OFFSET,
|
|
|
+ [DB8500_DMA_DEV30_MSP3_RX] = U8500_MSP3_BASE + MSP_TX_RX_REG_OFFSET,
|
|
|
+ [DB8500_DMA_DEV31_MSP0_RX_SLIM0_CH0_RX] = U8500_MSP0_BASE + MSP_TX_RX_REG_OFFSET,
|
|
|
};
|
|
|
|
|
|
/* Reserved event lines for memcpy only */
|