浏览代码

ath9k_hw: Get AHB clock information from ath9k_platform_data

Add a bool in ath9k_platform_data to pass AHB clock speed information.
Driver needs this to configure PLL on some SOCs.

Signed-off-by: Vasanthakumar Thiagarajan <vasanth@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
Vasanthakumar Thiagarajan 14 年之前
父节点
当前提交
f2f5f2a1ce
共有 3 个文件被更改,包括 5 次插入0 次删除
  1. 2 0
      drivers/net/wireless/ath/ath9k/hw.h
  2. 1 0
      drivers/net/wireless/ath/ath9k/init.c
  3. 2 0
      include/linux/ath9k_platform.h

+ 2 - 0
drivers/net/wireless/ath/ath9k/hw.h

@@ -846,6 +846,8 @@ struct ath_hw {
 
 	/* Enterprise mode cap */
 	u32 ent_mode;
+
+	bool is_clk_25mhz;
 };
 
 struct ath_bus_ops {

+ 1 - 0
drivers/net/wireless/ath/ath9k/init.c

@@ -574,6 +574,7 @@ static int ath9k_init_softc(u16 devid, struct ath_softc *sc, u16 subsysid,
 		sc->sc_ah->gpio_mask = pdata->gpio_mask;
 		sc->sc_ah->gpio_val = pdata->gpio_val;
 		sc->sc_ah->led_pin = pdata->led_pin;
+		ah->is_clk_25mhz = pdata->is_clk_25mhz;
 	}
 
 	common = ath9k_hw_common(ah);

+ 2 - 0
include/linux/ath9k_platform.h

@@ -28,6 +28,8 @@ struct ath9k_platform_data {
 	int led_pin;
 	u32 gpio_mask;
 	u32 gpio_val;
+
+	bool is_clk_25mhz;
 };
 
 #endif /* _LINUX_ATH9K_PLATFORM_H */