|
@@ -541,6 +541,9 @@ static int __ath9k_hw_init(struct ath_hw *ah)
|
|
|
return -EIO;
|
|
|
}
|
|
|
|
|
|
+ if (AR_SREV_9480(ah))
|
|
|
+ ah->WARegVal &= ~AR_WA_D3_L1_DISABLE;
|
|
|
+
|
|
|
ath9k_hw_init_defaults(ah);
|
|
|
ath9k_hw_init_config(ah);
|
|
|
|
|
@@ -1776,8 +1779,7 @@ static void ath9k_set_power_sleep(struct ath_hw *ah, int setChip)
|
|
|
}
|
|
|
|
|
|
/* Clear Bit 14 of AR_WA after putting chip into Full Sleep mode. */
|
|
|
- if (!AR_SREV_9480(ah))
|
|
|
- REG_WRITE(ah, AR_WA, ah->WARegVal & ~AR_WA_D3_L1_DISABLE);
|
|
|
+ REG_WRITE(ah, AR_WA, ah->WARegVal & ~AR_WA_D3_L1_DISABLE);
|
|
|
}
|
|
|
|
|
|
/*
|