|
@@ -61,8 +61,6 @@ struct omap3_intc_regs {
|
|
|
u32 mir[INTCPS_NR_MIR_REGS];
|
|
|
};
|
|
|
|
|
|
-static struct omap3_intc_regs intc_context[ARRAY_SIZE(irq_banks)];
|
|
|
-
|
|
|
/* INTC bank register get/set */
|
|
|
|
|
|
static void intc_bank_write_reg(u32 val, struct omap_irq_bank *bank, u16 reg)
|
|
@@ -229,6 +227,8 @@ void __init omap_init_irq(void)
|
|
|
}
|
|
|
|
|
|
#ifdef CONFIG_ARCH_OMAP3
|
|
|
+static struct omap3_intc_regs intc_context[ARRAY_SIZE(irq_banks)];
|
|
|
+
|
|
|
void omap_intc_save_context(void)
|
|
|
{
|
|
|
int ind = 0, i = 0;
|