|
@@ -973,6 +973,13 @@ __secondary_start_gemini:
|
|
|
b __secondary_start
|
|
|
#endif /* CONFIG_GEMINI */
|
|
|
|
|
|
+ .globl __secondary_start_mpc86xx
|
|
|
+__secondary_start_mpc86xx:
|
|
|
+ mfspr r3, SPRN_PIR
|
|
|
+ stw r3, __secondary_hold_acknowledge@l(0)
|
|
|
+ mr r24, r3 /* cpu # */
|
|
|
+ b __secondary_start
|
|
|
+
|
|
|
.globl __secondary_start_pmac_0
|
|
|
__secondary_start_pmac_0:
|
|
|
/* NB the entries for cpus 0, 1, 2 must each occupy 8 bytes. */
|
|
@@ -1088,7 +1095,12 @@ load_up_mmu:
|
|
|
LOAD_BAT(1,r3,r4,r5)
|
|
|
LOAD_BAT(2,r3,r4,r5)
|
|
|
LOAD_BAT(3,r3,r4,r5)
|
|
|
-
|
|
|
+BEGIN_FTR_SECTION
|
|
|
+ LOAD_BAT(4,r3,r4,r5)
|
|
|
+ LOAD_BAT(5,r3,r4,r5)
|
|
|
+ LOAD_BAT(6,r3,r4,r5)
|
|
|
+ LOAD_BAT(7,r3,r4,r5)
|
|
|
+END_FTR_SECTION_IFSET(CPU_FTR_HAS_HIGH_BATS)
|
|
|
blr
|
|
|
|
|
|
/*
|