|
@@ -54,68 +54,46 @@ static struct s3c24xx_dma_map __initdata s3c2443_dma_mappings[] = {
|
|
|
[DMACH_SDI] = {
|
|
|
.name = "sdi",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_SDI),
|
|
|
- .hw_addr.to = S3C2410_PA_IIS + S3C2410_IISFIFO,
|
|
|
- .hw_addr.from = S3C2410_PA_IIS + S3C2410_IISFIFO,
|
|
|
},
|
|
|
[DMACH_SPI0] = {
|
|
|
.name = "spi0",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_SPI0TX),
|
|
|
- .hw_addr.to = S3C2410_PA_SPI + S3C2410_SPTDAT,
|
|
|
- .hw_addr.from = S3C2410_PA_SPI + S3C2410_SPRDAT,
|
|
|
},
|
|
|
[DMACH_SPI1] = {
|
|
|
.name = "spi1",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_SPI1TX),
|
|
|
- .hw_addr.to = S3C2410_PA_SPI + 0x20 + S3C2410_SPTDAT,
|
|
|
- .hw_addr.from = S3C2410_PA_SPI + 0x20 + S3C2410_SPRDAT,
|
|
|
},
|
|
|
[DMACH_UART0] = {
|
|
|
.name = "uart0",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_UART0_0),
|
|
|
- .hw_addr.to = S3C2410_PA_UART0 + S3C2410_UTXH,
|
|
|
- .hw_addr.from = S3C2410_PA_UART0 + S3C2410_URXH,
|
|
|
},
|
|
|
[DMACH_UART1] = {
|
|
|
.name = "uart1",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_UART1_0),
|
|
|
- .hw_addr.to = S3C2410_PA_UART1 + S3C2410_UTXH,
|
|
|
- .hw_addr.from = S3C2410_PA_UART1 + S3C2410_URXH,
|
|
|
},
|
|
|
[DMACH_UART2] = {
|
|
|
.name = "uart2",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_UART2_0),
|
|
|
- .hw_addr.to = S3C2410_PA_UART2 + S3C2410_UTXH,
|
|
|
- .hw_addr.from = S3C2410_PA_UART2 + S3C2410_URXH,
|
|
|
},
|
|
|
[DMACH_UART3] = {
|
|
|
.name = "uart3",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_UART3_0),
|
|
|
- .hw_addr.to = S3C2443_PA_UART3 + S3C2410_UTXH,
|
|
|
- .hw_addr.from = S3C2443_PA_UART3 + S3C2410_URXH,
|
|
|
},
|
|
|
[DMACH_UART0_SRC2] = {
|
|
|
.name = "uart0",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_UART0_1),
|
|
|
- .hw_addr.to = S3C2410_PA_UART0 + S3C2410_UTXH,
|
|
|
- .hw_addr.from = S3C2410_PA_UART0 + S3C2410_URXH,
|
|
|
},
|
|
|
[DMACH_UART1_SRC2] = {
|
|
|
.name = "uart1",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_UART1_1),
|
|
|
- .hw_addr.to = S3C2410_PA_UART1 + S3C2410_UTXH,
|
|
|
- .hw_addr.from = S3C2410_PA_UART1 + S3C2410_URXH,
|
|
|
},
|
|
|
[DMACH_UART2_SRC2] = {
|
|
|
.name = "uart2",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_UART2_1),
|
|
|
- .hw_addr.to = S3C2410_PA_UART2 + S3C2410_UTXH,
|
|
|
- .hw_addr.from = S3C2410_PA_UART2 + S3C2410_URXH,
|
|
|
},
|
|
|
[DMACH_UART3_SRC2] = {
|
|
|
.name = "uart3",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_UART3_1),
|
|
|
- .hw_addr.to = S3C2443_PA_UART3 + S3C2410_UTXH,
|
|
|
- .hw_addr.from = S3C2443_PA_UART3 + S3C2410_URXH,
|
|
|
},
|
|
|
[DMACH_TIMER] = {
|
|
|
.name = "timer",
|
|
@@ -124,27 +102,22 @@ static struct s3c24xx_dma_map __initdata s3c2443_dma_mappings[] = {
|
|
|
[DMACH_I2S_IN] = {
|
|
|
.name = "i2s-sdi",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_I2SRX),
|
|
|
- .hw_addr.from = S3C2410_PA_IIS + S3C2410_IISFIFO,
|
|
|
},
|
|
|
[DMACH_I2S_OUT] = {
|
|
|
.name = "i2s-sdo",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_I2STX),
|
|
|
- .hw_addr.to = S3C2410_PA_IIS + S3C2410_IISFIFO,
|
|
|
},
|
|
|
[DMACH_PCM_IN] = {
|
|
|
.name = "pcm-in",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_PCMIN),
|
|
|
- .hw_addr.from = S3C2440_PA_AC97 + S3C_AC97_PCM_DATA,
|
|
|
},
|
|
|
[DMACH_PCM_OUT] = {
|
|
|
.name = "pcm-out",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_PCMOUT),
|
|
|
- .hw_addr.to = S3C2440_PA_AC97 + S3C_AC97_PCM_DATA,
|
|
|
},
|
|
|
[DMACH_MIC_IN] = {
|
|
|
.name = "mic-in",
|
|
|
.channels = MAP(S3C2443_DMAREQSEL_MICIN),
|
|
|
- .hw_addr.from = S3C2440_PA_AC97 + S3C_AC97_MIC_DATA,
|
|
|
},
|
|
|
};
|
|
|
|