|
@@ -6,6 +6,23 @@
|
|
|
#define SCU_PM_POWEROFF 3
|
|
|
|
|
|
#ifndef __ASSEMBLER__
|
|
|
+
|
|
|
+#include <asm/cputype.h>
|
|
|
+
|
|
|
+static inline bool scu_a9_has_base(void)
|
|
|
+{
|
|
|
+ return read_cpuid_part_number() == ARM_CPU_PART_CORTEX_A9;
|
|
|
+}
|
|
|
+
|
|
|
+static inline unsigned long scu_a9_get_base(void)
|
|
|
+{
|
|
|
+ unsigned long pa;
|
|
|
+
|
|
|
+ asm("mrc p15, 4, %0, c15, c0, 0" : "=r" (pa));
|
|
|
+
|
|
|
+ return pa;
|
|
|
+}
|
|
|
+
|
|
|
unsigned int scu_get_core_count(void __iomem *);
|
|
|
void scu_enable(void __iomem *);
|
|
|
int scu_power_mode(void __iomem *, unsigned int);
|