|
@@ -685,10 +685,6 @@
|
|
|
#define V_BUSY(x) ((x) << S_BUSY)
|
|
|
#define F_BUSY V_BUSY(1U)
|
|
|
|
|
|
-#define S_BUSY 31
|
|
|
-#define V_BUSY(x) ((x) << S_BUSY)
|
|
|
-#define F_BUSY V_BUSY(1U)
|
|
|
-
|
|
|
#define A_MC7_EXT_MODE1 0x108
|
|
|
|
|
|
#define A_MC7_EXT_MODE2 0x10c
|
|
@@ -749,14 +745,6 @@
|
|
|
|
|
|
#define A_MC7_CAL 0x128
|
|
|
|
|
|
-#define S_BUSY 31
|
|
|
-#define V_BUSY(x) ((x) << S_BUSY)
|
|
|
-#define F_BUSY V_BUSY(1U)
|
|
|
-
|
|
|
-#define S_BUSY 31
|
|
|
-#define V_BUSY(x) ((x) << S_BUSY)
|
|
|
-#define F_BUSY V_BUSY(1U)
|
|
|
-
|
|
|
#define S_CAL_FAULT 30
|
|
|
#define V_CAL_FAULT(x) ((x) << S_CAL_FAULT)
|
|
|
#define F_CAL_FAULT V_CAL_FAULT(1U)
|
|
@@ -815,9 +803,6 @@
|
|
|
#define V_OP(x) ((x) << S_OP)
|
|
|
#define F_OP V_OP(1U)
|
|
|
|
|
|
-#define F_OP V_OP(1U)
|
|
|
-#define A_SF_OP 0x6dc
|
|
|
-
|
|
|
#define A_MC7_BIST_ADDR_BEG 0x168
|
|
|
|
|
|
#define A_MC7_BIST_ADDR_END 0x16c
|
|
@@ -830,8 +815,6 @@
|
|
|
#define V_CONT(x) ((x) << S_CONT)
|
|
|
#define F_CONT V_CONT(1U)
|
|
|
|
|
|
-#define F_CONT V_CONT(1U)
|
|
|
-
|
|
|
#define A_MC7_INT_ENABLE 0x178
|
|
|
|
|
|
#define S_AE 17
|
|
@@ -1017,8 +1000,6 @@
|
|
|
#define V_NICMODE(x) ((x) << S_NICMODE)
|
|
|
#define F_NICMODE V_NICMODE(1U)
|
|
|
|
|
|
-#define F_NICMODE V_NICMODE(1U)
|
|
|
-
|
|
|
#define S_IPV6ENABLE 15
|
|
|
#define V_IPV6ENABLE(x) ((x) << S_IPV6ENABLE)
|
|
|
#define F_IPV6ENABLE V_IPV6ENABLE(1U)
|
|
@@ -1561,28 +1542,16 @@
|
|
|
|
|
|
#define A_ULPRX_STAG_ULIMIT 0x530
|
|
|
|
|
|
-#define A_ULPRX_RQ_LLIMIT 0x534
|
|
|
#define A_ULPRX_RQ_LLIMIT 0x534
|
|
|
|
|
|
-#define A_ULPRX_RQ_ULIMIT 0x538
|
|
|
#define A_ULPRX_RQ_ULIMIT 0x538
|
|
|
|
|
|
#define A_ULPRX_PBL_LLIMIT 0x53c
|
|
|
|
|
|
-#define A_ULPRX_PBL_ULIMIT 0x540
|
|
|
#define A_ULPRX_PBL_ULIMIT 0x540
|
|
|
|
|
|
#define A_ULPRX_TDDP_TAGMASK 0x524
|
|
|
|
|
|
-#define A_ULPRX_RQ_LLIMIT 0x534
|
|
|
-#define A_ULPRX_RQ_LLIMIT 0x534
|
|
|
-
|
|
|
-#define A_ULPRX_RQ_ULIMIT 0x538
|
|
|
-#define A_ULPRX_RQ_ULIMIT 0x538
|
|
|
-
|
|
|
-#define A_ULPRX_PBL_ULIMIT 0x540
|
|
|
-#define A_ULPRX_PBL_ULIMIT 0x540
|
|
|
-
|
|
|
#define A_ULPTX_CONFIG 0x580
|
|
|
|
|
|
#define S_CFG_CQE_SOP_MASK 1
|
|
@@ -2053,8 +2022,6 @@
|
|
|
#define V_TMMODE(x) ((x) << S_TMMODE)
|
|
|
#define F_TMMODE V_TMMODE(1U)
|
|
|
|
|
|
-#define F_TMMODE V_TMMODE(1U)
|
|
|
-
|
|
|
#define A_MC5_DB_ROUTING_TABLE_INDEX 0x70c
|
|
|
|
|
|
#define A_MC5_DB_FILTER_TABLE 0x710
|
|
@@ -2454,8 +2421,6 @@
|
|
|
#define V_TXACTENABLE(x) ((x) << S_TXACTENABLE)
|
|
|
#define F_TXACTENABLE V_TXACTENABLE(1U)
|
|
|
|
|
|
-#define A_XGM_SERDES_CTRL0 0x8e0
|
|
|
-
|
|
|
#define S_RESET3 23
|
|
|
#define V_RESET3(x) ((x) << S_RESET3)
|
|
|
#define F_RESET3 V_RESET3(1U)
|