|
@@ -253,7 +253,7 @@ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C576, quirk_vsfx)
|
|
* workaround applied too
|
|
* workaround applied too
|
|
* [Info kindly provided by ALi]
|
|
* [Info kindly provided by ALi]
|
|
*/
|
|
*/
|
|
-static void __init quirk_alimagik(struct pci_dev *dev)
|
|
|
|
|
|
+static void __devinit quirk_alimagik(struct pci_dev *dev)
|
|
{
|
|
{
|
|
if ((pci_pci_problems&PCIPCI_ALIMAGIK)==0) {
|
|
if ((pci_pci_problems&PCIPCI_ALIMAGIK)==0) {
|
|
dev_info(&dev->dev, "Limiting direct PCI/PCI transfers\n");
|
|
dev_info(&dev->dev, "Limiting direct PCI/PCI transfers\n");
|
|
@@ -789,7 +789,7 @@ static void __devinit quirk_amd_ioapic(struct pci_dev *dev)
|
|
}
|
|
}
|
|
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_VIPER_7410, quirk_amd_ioapic);
|
|
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_VIPER_7410, quirk_amd_ioapic);
|
|
|
|
|
|
-static void __init quirk_ioapic_rmw(struct pci_dev *dev)
|
|
|
|
|
|
+static void __devinit quirk_ioapic_rmw(struct pci_dev *dev)
|
|
{
|
|
{
|
|
if (dev->devfn == 0 && dev->bus->number == 0)
|
|
if (dev->devfn == 0 && dev->bus->number == 0)
|
|
sis_apic_bug = 1;
|
|
sis_apic_bug = 1;
|
|
@@ -801,7 +801,7 @@ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SI, PCI_ANY_ID, quirk_ioapic_rmw);
|
|
* Some settings of MMRBC can lead to data corruption so block changes.
|
|
* Some settings of MMRBC can lead to data corruption so block changes.
|
|
* See AMD 8131 HyperTransport PCI-X Tunnel Revision Guide
|
|
* See AMD 8131 HyperTransport PCI-X Tunnel Revision Guide
|
|
*/
|
|
*/
|
|
-static void __init quirk_amd_8131_mmrbc(struct pci_dev *dev)
|
|
|
|
|
|
+static void __devinit quirk_amd_8131_mmrbc(struct pci_dev *dev)
|
|
{
|
|
{
|
|
if (dev->subordinate && dev->revision <= 0x12) {
|
|
if (dev->subordinate && dev->revision <= 0x12) {
|
|
dev_info(&dev->dev, "AMD8131 rev %x detected; "
|
|
dev_info(&dev->dev, "AMD8131 rev %x detected; "
|
|
@@ -1082,7 +1082,7 @@ DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_CSB
|
|
/*
|
|
/*
|
|
* Intel 82801CAM ICH3-M datasheet says IDE modes must be the same
|
|
* Intel 82801CAM ICH3-M datasheet says IDE modes must be the same
|
|
*/
|
|
*/
|
|
-static void __init quirk_ide_samemode(struct pci_dev *pdev)
|
|
|
|
|
|
+static void __devinit quirk_ide_samemode(struct pci_dev *pdev)
|
|
{
|
|
{
|
|
u8 prog;
|
|
u8 prog;
|
|
|
|
|
|
@@ -1121,7 +1121,7 @@ DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_VIA, PCI_ANY_ID,
|
|
/* This was originally an Alpha specific thing, but it really fits here.
|
|
/* This was originally an Alpha specific thing, but it really fits here.
|
|
* The i82375 PCI/EISA bridge appears as non-classified. Fix that.
|
|
* The i82375 PCI/EISA bridge appears as non-classified. Fix that.
|
|
*/
|
|
*/
|
|
-static void __init quirk_eisa_bridge(struct pci_dev *dev)
|
|
|
|
|
|
+static void __devinit quirk_eisa_bridge(struct pci_dev *dev)
|
|
{
|
|
{
|
|
dev->class = PCI_CLASS_BRIDGE_EISA << 8;
|
|
dev->class = PCI_CLASS_BRIDGE_EISA << 8;
|
|
}
|
|
}
|
|
@@ -1155,7 +1155,7 @@ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82375, quirk_e
|
|
*/
|
|
*/
|
|
static int asus_hides_smbus;
|
|
static int asus_hides_smbus;
|
|
|
|
|
|
-static void __init asus_hides_smbus_hostbridge(struct pci_dev *dev)
|
|
|
|
|
|
+static void __devinit asus_hides_smbus_hostbridge(struct pci_dev *dev)
|
|
{
|
|
{
|
|
if (unlikely(dev->subsystem_vendor == PCI_VENDOR_ID_ASUSTEK)) {
|
|
if (unlikely(dev->subsystem_vendor == PCI_VENDOR_ID_ASUSTEK)) {
|
|
if (dev->device == PCI_DEVICE_ID_INTEL_82845_HB)
|
|
if (dev->device == PCI_DEVICE_ID_INTEL_82845_HB)
|
|
@@ -1538,7 +1538,7 @@ DECLARE_PCI_FIXUP_RESUME_EARLY(PCI_VENDOR_ID_JMICRON, PCI_DEVICE_ID_JMICRON_JMB3
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#ifdef CONFIG_X86_IO_APIC
|
|
#ifdef CONFIG_X86_IO_APIC
|
|
-static void __init quirk_alder_ioapic(struct pci_dev *pdev)
|
|
|
|
|
|
+static void __devinit quirk_alder_ioapic(struct pci_dev *pdev)
|
|
{
|
|
{
|
|
int i;
|
|
int i;
|
|
|
|
|
|
@@ -1777,7 +1777,7 @@ DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8111_SMBUS, qui
|
|
* but the PIO transfers won't work if BAR0 falls at the odd 8 bytes.
|
|
* but the PIO transfers won't work if BAR0 falls at the odd 8 bytes.
|
|
* Re-allocate the region if needed...
|
|
* Re-allocate the region if needed...
|
|
*/
|
|
*/
|
|
-static void __init quirk_tc86c001_ide(struct pci_dev *dev)
|
|
|
|
|
|
+static void __devinit quirk_tc86c001_ide(struct pci_dev *dev)
|
|
{
|
|
{
|
|
struct resource *r = &dev->resource[0];
|
|
struct resource *r = &dev->resource[0];
|
|
|
|
|
|
@@ -2169,7 +2169,7 @@ DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_PLX, 0x8624, quirk_tile_plx_gen1);
|
|
* aware of it. Instead of setting the flag on all busses in the
|
|
* aware of it. Instead of setting the flag on all busses in the
|
|
* machine, simply disable MSI globally.
|
|
* machine, simply disable MSI globally.
|
|
*/
|
|
*/
|
|
-static void __init quirk_disable_all_msi(struct pci_dev *dev)
|
|
|
|
|
|
+static void __devinit quirk_disable_all_msi(struct pci_dev *dev)
|
|
{
|
|
{
|
|
pci_no_msi();
|
|
pci_no_msi();
|
|
dev_warn(&dev->dev, "MSI quirk detected; MSI disabled\n");
|
|
dev_warn(&dev->dev, "MSI quirk detected; MSI disabled\n");
|