|
@@ -191,6 +191,7 @@
|
|
|
/* Soft Reset register */
|
|
|
#define PERF_SOFTRESET_REG 0x28
|
|
|
#define PERF_SOFTRESET_6328_REG 0x10
|
|
|
+#define PERF_SOFTRESET_6358_REG 0x34
|
|
|
#define PERF_SOFTRESET_6368_REG 0x10
|
|
|
|
|
|
#define SOFTRESET_6328_SPI_MASK (1 << 0)
|
|
@@ -244,6 +245,15 @@
|
|
|
SOFTRESET_6348_ACLC_MASK | \
|
|
|
SOFTRESET_6348_ADSLMIPSPLL_MASK)
|
|
|
|
|
|
+#define SOFTRESET_6358_SPI_MASK (1 << 0)
|
|
|
+#define SOFTRESET_6358_ENET_MASK (1 << 2)
|
|
|
+#define SOFTRESET_6358_MPI_MASK (1 << 3)
|
|
|
+#define SOFTRESET_6358_EPHY_MASK (1 << 6)
|
|
|
+#define SOFTRESET_6358_SAR_MASK (1 << 7)
|
|
|
+#define SOFTRESET_6358_USBH_MASK (1 << 12)
|
|
|
+#define SOFTRESET_6358_PCM_MASK (1 << 13)
|
|
|
+#define SOFTRESET_6358_ADSL_MASK (1 << 14)
|
|
|
+
|
|
|
#define SOFTRESET_6368_SPI_MASK (1 << 0)
|
|
|
#define SOFTRESET_6368_MPI_MASK (1 << 3)
|
|
|
#define SOFTRESET_6368_EPHY_MASK (1 << 6)
|