|
@@ -427,12 +427,13 @@ __xsc3_setup:
|
|
#endif
|
|
#endif
|
|
mcr p15, 0, r0, c1, c0, 1 @ set auxiliary control reg
|
|
mcr p15, 0, r0, c1, c0, 1 @ set auxiliary control reg
|
|
mrc p15, 0, r0, c1, c0, 0 @ get control register
|
|
mrc p15, 0, r0, c1, c0, 0 @ get control register
|
|
- bic r0, r0, #0x0200 @ .... ..R. .... ....
|
|
|
|
bic r0, r0, #0x0002 @ .... .... .... ..A.
|
|
bic r0, r0, #0x0002 @ .... .... .... ..A.
|
|
orr r0, r0, #0x0005 @ .... .... .... .C.M
|
|
orr r0, r0, #0x0005 @ .... .... .... .C.M
|
|
#if BTB_ENABLE
|
|
#if BTB_ENABLE
|
|
|
|
+ bic r0, r0, #0x0200 @ .... ..R. .... ....
|
|
orr r0, r0, #0x3900 @ ..VI Z..S .... ....
|
|
orr r0, r0, #0x3900 @ ..VI Z..S .... ....
|
|
#else
|
|
#else
|
|
|
|
+ bic r0, r0, #0x0a00 @ .... Z.R. .... ....
|
|
orr r0, r0, #0x3100 @ ..VI ...S .... ....
|
|
orr r0, r0, #0x3100 @ ..VI ...S .... ....
|
|
#endif
|
|
#endif
|
|
#if L2_CACHE_ENABLE
|
|
#if L2_CACHE_ENABLE
|